• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.19 no.7
• /
• pp.113-121
• /
• 2005

In this paper, a constant output power supply system for ozonizer is proposed to remove the noise of ozonizer and control the output of ozonizer using feedback control. The proposed system is based on the rouble control loop such as the outer voltage control loop and inner current control loop. In the proposed system overshoots and oscillations due to the computation time-delay are compensated by explicit incorporation of the time-delay in the current control loop transfer function. The inner current control loop is adopted by an internal model controller. The internal model controller is designed to a second order deadbeat reference-to-output response which means that its response reaches the reference in two sampling time including computational time-delays. The outer voltage control loop employing P-Resonance controller is proposed. The resonance controller has an infinite gain at resonant frequency, and the resonant frequency is set to the fundamental frequency of the reference voltage in this paper. Thus the outer voltage control loop causes no steady state error as regard to both magnitude and phase. The effectiveness of the proposed control system has been verified by the experimental results.

• Journal of Power Electronics
• /
• v.19 no.4
• /
• pp.881-893
• /
• 2019

This paper proposes a practical sliding-mode controller design for shaping the impedances of cascaded boost-converter power decoupling circuits for reducing the second order harmonic ripple in photovoltaic (PV) current. The cascaded double-boost converter, when used as power decoupling circuit, has some advantages in terms of a high step-up voltage-ratio, a small number of switches and a better efficiency when compared to conventional topologies. From these features, it can be seen that this topology is suitable for residential (PV) rooftop systems. However, a robust controller design capable of rejecting double frequency inverter ripple from passing to the (PV) source is a challenge. The design constraints are related to the principle of the impedance-shaping technique to maximize the output impedance of the input-side boost converter, to block the double frequency PV current ripple component, and to prevent it from passing to the source without degrading the system dynamic responses. The design has a small recovery time in the presence of transients with a low overshoot or undershoot. Moreover, the proposed controller ensures that the ripple component swings freely within a voltage-gap between the (PV) and the DC-link voltages by the small capacitance of the auxiliary DC-link for electrolytic-capacitor elimination. The second boost controls the main DC-link voltage tightly within a satisfactory ripple range. The inverter controller performs maximum power point tracking (MPPT) for the input voltage source using ripple correlation control (RCC). The robustness of the proposed control was verified by varying system parameters under different load conditions. Finally, the proposed controller was verified by simulation and experimental results.

• Journal of Electrical Engineering and Technology
• /
• v.7 no.5
• /
• pp.664-671
• /
• 2012

This paper presents the application of Unified Power Flow Controller (UPFC) in order to simultaneous control of power flow and voltage and also damping of Low Frequency Oscillations (LFO) at a Single-Machine Infinite-Bus (SMIB) power system installed with UPFC. PI type controllers are commonly used controllers for UPFC control. But for the sake of some drawbacks of PI type controllers, the scope for finding a better control scheme still remains. In this regard, in this paper the new IP type controllers are considered as UPFC controllers. The parameters of these IP type controllers are tuned using Genetic Algorithms (GA). Also a stabilizer supplementary controller based UPFC is considered for increasing power system damping. To show the ability of IP controllers, this controller is compared with classical PI type controllers. Simulation results emphasis on the better performance of IP controller in comparison with PI controller.

• IEIE Transactions on Smart Processing and Computing
• /
• v.5 no.2
• /
• pp.71-76
• /
• 2016

A controller area network (CAN) receiver measures differential voltage on a bus to determine the bus level. Since 3.3V transceivers generate the same differential voltage as 5V transceivers (usually ${\geq}1.5V$), all transceivers on the bus (regardless of supply voltage) can decipher the message. In fact, the other transceivers cannot even determine or show that there is anything different about the differential voltage levels. A new CMOS RC oscillator insensitive supply voltage for clock generation in a CAN transceiver was fabricated and tested to compensate for this drawback in CAN communication. The system consists of a symmetrical circuit for voltage and current switches, two capacitors, two comparators, and an RS flip-flop. The operational principle is similar to a bistable multivibrator but the oscillation frequency can also be controlled via a bias current and reference voltage. The chip test experimental results show that oscillation frequency and power dissipation are 500 kHz and 5.48 mW, respectively at a supply voltage of 3.3 V. The chip, chip area is $0.021mm^2$, is fabricated with $0.18{\mu}m$ CMOS technology from SK hynix.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.11 no.8
• /
• pp.1552-1557
• /
• 2007

In this work, temperature stable pulse width modulation controller using bandgap reference voltage is proposed. Two bandgap reference voltages are designed by using BiCMOS technology which are temperature dependent and independent voltage references. PWM controller is designed by using 3.3 volt supply voltage and the output frequency is 1MHz. From simulation results, the variation of output pulse width is less than form +0.86% to -0.38% in the temperature range $0^{\circ}C\;to\;70^{\circ}C$.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.37 no.6
• /
• pp.376-382
• /
• 1988

A small-signal low-frequency disturbance of the input line affects the regulated-output voltage of the series resonant converter. To mitigate the detrimental effect, the output feedback PI-controller is employed. Small-signal linear models are represented to characterize the closed loop series resonant converter system. Design equations for the PI-controller which satisfy stability and percent ripple conditions are derived from the closed-loop linear model. Experimental results are presented which show excellent correlation with theory.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.27 no.6
• /
• pp.498-506
• /
• 2022

This study proposes a design methodology for bidirectional, series-resonant, dual-active bridge (SRDAB) converters. The circuit parameters of the SRDAB converters are designed by considering the output power and efficiency of the converter. The proposed method can be used to design a high-power, high-efficiency SRDAB converter. A voltage controller is employed to manipulate the output voltage of the converter, and the controller gains are selected using the transfer function and frequency response of the controller. Simulation results show that the output power of the designed SRDAB converter is 2 kW per converter module as designed. In addition, the performance of the voltage controller is evaluated using the simulation and experimental results. The output voltage follows the reference voltage within 10 ms under the step change of the reference command. The output voltage also follows the reference voltage under the step load change. The efficiency of the designed SRDAB converter is 95.6%.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.5
• /
• pp.71-79
• /
• 2010

This paper presents a design of a LLC resonant controller IC. LLC resonant controller IC controls the voltage of the 2nd side by adjusting frequency the input frequency of the external resonant circuit. The clock generator is integrated to provide the pulse to the resonant circuit and its frequency is controlled by the external resistor. Also, the frequency of the VCO is adjusted by the feedback voltage. The protection circuits such as UVLO(Under Voltage Lock Out), brown out, fault detector are implemented for the reliable and stable operation. The HVG, and LVG drivers can provide the high current and voltage to the IGBT. The designed LLC resonant controller IC is fabricated with the 0.35 um 2P3M BCD process. The overall die size is $1400um{\times}1450um$, and supply voltage is 5V, 15V.

• Journal of Power Electronics
• /
• v.12 no.2
• /
• pp.344-356
• /
• 2012

In recent years, multilevel technology has become an effective and practical solution in the field of moderate and high voltage applications. This paper discusses an APF with a three-level NPC inverter. Obviously, the application of such converter to APFs is hindered by the problem of the voltage unbalance of DC capacitors, which leads to system instability. This paper comprehensively analyzes the theoretical limitations of the neutral-point voltage balancing problem for tracking different harmonic currents utilizing current switching functions from the space vector PWM (SVPWM) point of view. The fluctuation of the neutral point caused by the load currents of certain order harmonic frequency is reported and quantified. Furthermore, this paper presents a close-loop digital control algorithm of the DC voltage for this APF. A PI controller regulates the DC voltage in the outer-loop controller. In the current-loop controller, this paper proposes a simple neutral-point voltage control method. The neutral-point voltage imbalance is restrained by selecting small vectors that will move the neutral-point voltage in the direction opposite the direction of the unbalance. The experiment results illustrate that the performance of the proposed approach is satisfactory.

• The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.7 no.3
• /
• pp.27-33
• /
• 1993

This paper presents the &tal controller for driving high frequency voltage fed PWM inverter that carrier frequency is over 2OkHz.We analyzed the conventional PWM to select a proper PWM pattern. as the result, obtained PWM pattern of the controller in which asynchronus staircase sinusoidal waveform is used as reference signal, and variable carrier ratio method was used for PWM control. The PWM controller is designed by fully digital method. Especially, Thk proposed controller is consisted of 8 bit one-chip microprocessor and digital logic. the former is for arithmetic and data processing, and the latter is for PWM pattern synthesis. Therefore, The responsibility and controllability is improved. Also, Data processing capability is improved using proper program to output modulation index with 9 bits. Circuits configuration of digital controller are made up of one chip 8051 and EPLD, and its controllability is tested by operating voltage fed inverter. Harmonics and current waveform is evaluated and analyzed for the voltage fed inverter system.