• The KIPS Transactions:PartA
• /
• v.14A no.2
• /
• pp.91-98
• /
• 2007

Generally, virtual machine platform is composed of a compiler, an assembler, and VM(Virtual Machine). To develop it, the design of VMC(Virtual Machine Code) is an essential task. And it is very important to verify the virtual machine platform. To do this and furthermore to execute VMC, it needs to implement VMC execution system using compiling method, interpreting method, or decompiling method. In this paper, we suggested and implemented the executing system of VMC using decompiling method out of three methods to execute the VMC. In our implementation, the VMC is SIL(Standard Intermediate Language) that is an intermediate code of EVM(Embedded Virtual Machine). Actually, we verified the usefulness of the decompiling method. And the decompiling method suggested in this paper can be used to minimize the mistake in developing Virtual machine platform.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1997.10a
• /
• pp.109-114
• /
• 1997

As CNC machine tool is one of core elements of manufacturing system, it is much important that it remains without troubleshoots. As a virtual machine is a recent alternative using IT for optimal utilization of CNC machine tool, it is a computer model that represents a CNC machine tool. But a virtual machine is still conceptual. So, in this paper, it is proposed that a virtual machine be a realistic model in the fault diagnosis module. For this purpose, the fault diagnosis system of machine tool using CORBA and fault diagnosis expert system has been implemented. Using this system, we have expections to diagnose exactly and prompty without the restriction of time or location, to reduce MTTR(Mean Time To Repair) and finally to increase the availability of manufacturing system.

• Journal of Korea Multimedia Society
• /
• v.9 no.9
• /
• pp.1247-1256
• /
• 2006

VM(Virtual Machine) can be considered as a software processor which interprets the abstract machine code. Also, it is considered as a conceptional computer that consists of logical system configuration. But, the execution speed of VM system is much slower than that of a real processor system. So, it is very important to optimize the code for virtual machine to enhance the execution time. In this paper, we designed and implemented the optimizer for the virtual(or abstract) machine code(VMC) which is actually SIL(Standard Intermediate Language) that is an intermediate code of EVM(Embedded Virtual Machine). The optimizer uses the pattern matching optimization techniques reflecting the characteristics of the VMC as well as adopting the existing optimization methodology. Also, we tried a benchmark test for the VMC optimizer and obtained reasonable results.

• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.84.2-84
• /
• 2001

To remove the logical error inexpensively, in this paper, we propose new concept of VPLF(Virtual PLC Framework) which consists of VPLE(Virtual PLC Editor), Virtual Machine(Virtual Machine), VMC(Virtual Machine Control panel), Virtual PLC Program Editor(VPLPE) and Object Inspector. VPLC is for PLC hardware and software and VM is for the target to be controlled. VPLC has an individual editor and the screen of configuration. With using individual editor in VPLC, we can edit and compile to PLC ladder program. In VM, there are many kinds of object for machine elements, actuator, sensor and so on. The VPLC and VM are interlinked each other and controlled by the PLC program in real time. So, we can get the powerful realization as the machine is ...

• Smart Media Journal
• /
• v.5 no.4
• /
• pp.18-25
• /
• 2016

Virtualized hardware resources provides efficiency in use and easy of management. Based on the benefits, virtualization techniques are used to build large server clusters and cloud systems. The performance of a virtualized system is significantly affected by the virtual machine scheduler. However, the existing virtual machine scheduler have a problem in that the I/O response is reduced in accordance with the scheduling delay becomes longer. In this paper, we introduce the Loan/Redemption mechanism of a virtual machine scheduler in order to improve the responsiveness to I/O events. The proposed scheme gives additional credits for to virtual machines and classifies the task characteristics of each virtual machine by analyzing the credit consumption pattern. When an I/O event arrives, the scheduling priority of a virtual machine is temporally increased based on the analysis. The evaluation based on the implementation shows that the proposed scheme improves the I/O response 60% and bandwidth of virtual machines 62% compared to those of the existing virtual machine scheduler.

• Journal of the Korean Society of Manufacturing Process Engineers
• /
• v.4 no.2
• /
• pp.16-23
• /
• 2005

This study is intended to find out the reason of interference phenomenon of a machine tool when it operates for 5-axises working. The researcher made a Virtual Machine which has same figures of the 5 axises machine tool and Virtual Manufacturing System which has both Software factors - controller and NC code data to manipulate the movement characteristics of the machine - and Hardware factors - fixtures, workpiece, tools, holders and so on. With these virtual tools, this study is designed to find out the relation between the movement and the interference or collision, and also intended to verify the simulation and work-processing. In this study, the researcher found out, in case of the vertical 5 axises type, that it has more chances to have interference between the fixture, the workpiece and the main spindle including the tool holder due to the tilting kinetics of the main spindle. In case of the horizontal 5 axises type, on the other hand, the researcher found out that it has more possibility to have the interference between the main spindle and the rotary shaft.

• Proceedings of the KSME Conference
• /
• 2007.05a
• /
• pp.1559-1563
• /
• 2007

This paper presents a virtual machine design simulation program. Kinematics of various mechanisms can be modeled with 3 dimensional geometry and actuators. CAD data for any machine component can be easily imported in STL format. Machine components are assembled with kinematic joints simply by drag and drop function in virtual graphic simulator. Interference and collision of any component with other components can be identified during the motion simulation. Graphic user interface program is developed using Microsoft Direct X code. A precision micro stage system is demonstrated with the proposed virtual machine design simulator.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2014.04a
• /
• pp.173-176
• /
• 2014

구동에 필요한 다수의 Virtual Machine을 물리적 서버 안에 Consolidation하게 구성하면, 물리적 서버의 개수를 최소화시켜 에너지 소모를 줄일 수 있다. 이 논문에서는, 하드웨어 요구량에 따른 Virtual Machine Consolidation과 시간 패턴에 따른 Virtual Machine Consolidation을 Energy Saving 관점으로 비교하고, 에너지 효율적인 Virtual Machine Consolidation 알고리즘을 제안한다.

• Journal of Korea Multimedia Society
• /
• v.8 no.12
• /
• pp.1658-1668
• /
• 2005

This paper presents the bytecode-to-SIL translator which enables the execution of the java program in EVM(Embedded Virtual Machine) environment without JVM(java Virtual Machine), translating bytecodes produced by compiling java programs into SIL(Standard Intermediate Language) codes. EVM, what we are now developing, is a virtual machine solution that can download and execute dynamic application programs written in sequential languages like C language as well as object oriented languages such as C#, Java, etc. EVM is a virtual machine mounted on embedded systems such as mobile device, set-top box, or digital TV, and converts the application program into SIL, an assembly language symbolic form, and execute it. SIL is a virtual machine code for embedded systems, based on the analysis of existing virtual machine codes such as bytecode, MSIL, etc. SIL has such features as to accommodate various programming languages, and in particularly has an operation code set to accept both object-oriented languages and sequential languages. After compiling, a program written in java language is converted to bytecode, and also executed by JVM platform but not in other platform such as .NET, EVM platform. For this reason, we designed and implemented the bytecode-to-SIL translator system for programs written in java language to be executed in the EVM platform without JVM. This work improves the execution speed of programs, enhances the productivity, and provides an environment for programmers to execute application programs at various platforms.

• Journal of Korea Multimedia Society
• /
• v.8 no.5
• /
• pp.721-728
• /
• 2005

A virtual machine is a conceptual computer with a logical system configuration, made of software unlike physical systems made of hardware. Virtual machine technology for embedded systems is a requisite software technology for download solutions such as mobile devices, digital TVs, etc. At present, a research of virtual machines for embedded systems named EVM(Embedded Virtual Machine) is in progress. As a part of the research, we define the EFF(Executable File Format) as a file format for embedded systems. We also prove completeness of EFF by structurally mapping class file widely used to EFF.