• Title/Summary/Keyword: VDP

Search Result 53, Processing Time 0.032 seconds

ANALYSIS OF THE STRONG INSTANCE FOR THE VECTOR DECOMPOSITION PROBLEM

  • Kwon, Sae-Ran;Lee, Hyang-Sook
    • Bulletin of the Korean Mathematical Society
    • /
    • v.46 no.2
    • /
    • pp.245-253
    • /
    • 2009
  • A new hard problem called the vector decomposition problem (VDP) was recently proposed by Yoshida et al., and it was asserted that the VDP is at least as hard as the computational Diffie-Hellman problem (CDHP) under certain conditions. Kwon and Lee showed that the VDP can be solved in polynomial time in the length of the input for a certain basis even if it satisfies Yoshida's conditions. Extending our previous result, we provide the general condition of the weak instance for the VDP in this paper. However, when the VDP is practically used in cryptographic protocols, a basis of the vector space ${\nu}$ is randomly chosen and publicly known assuming that the VDP with respect to the given basis is hard for a random vector. Thus we suggest the type of strong bases on which the VDP can serve as an intractable problem in cryptographic protocols, and prove that the VDP with respect to such bases is difficult for any random vector in ${\nu}$.

Effective SoC Architecture of a VDP for full HD TVs (Full HD TV를 위한 효율적인 VDP SoC 구조)

  • Kim, Ji-Hoon;Kim, Young-Chul
    • Smart Media Journal
    • /
    • v.1 no.1
    • /
    • pp.1-9
    • /
    • 2012
  • This Paper proposes an effective SoC hardware architecture implementing a VDP for Full HD TVs. The proposed architecture makes real time video processing possible with supporting efficient bus architecture and flexible interface. Video IP cores in the VDP are designed to provide a high quality of improved image enhancement function. The Avalon interface is adopted to guarantee real-time capability to IPs as well as SoC integration. This leads to reduced design time and also enhanced designer's convenience due to the easiness in IP addition, deletion, and revision for IP verification and SoC integration. The embedded software makes it possible to implement flexible real-time system by controlling setting parameter details and data transmitting schemes in real-time. The proposed VDP SoC design is implemented on Cyclon III SoPC platform. The experimental results show that our proposed architecture of the VDP SoC successfully provides required quality of Video image by converting SD level input to Full HD level image.

  • PDF

테마기획 - 가변데이터인쇄 한계는 없는가?

  • Jo, Gap-Jun
    • 프린팅코리아
    • /
    • v.13 no.2
    • /
    • pp.53-57
    • /
    • 2014
  • 디지털 인쇄 시스템이 인쇄업계에서 본격적으로 성장하기 시작한 2000년대 중반부터 가변데이터인쇄(VDP ; Variable Data Print)와 개인화는 디지털 인쇄의 가장 강력한 무기의 하나로 여겨졌다. 실제로 VDP는 디지털 인쇄의 중요한 성장요인이 됐으며, 디지털 인쇄 시장의 확대에도 커다란 공헌을 했다. 이러한 VDP가 여전히 유용하며, 한계는 없는가? 최근 들어 비평적인 시각으로 접근하며, 지속적인 성장을 위해서는 새로운 변화가 필요하다는 의견이 대두되고 있다. 지난 10여년 동안 커다란 비판 없이 수용되던 VDP와 개인화 응용이 재고의 기회에 놓인 것이다. 신발 끈을 다시 묶고 뛰기 위함이다.

  • PDF

Implementation of Bluetooth Video Distribution Profile Tester based on TTCN

  • Kim, Jae-Youn;Lee, Kang-Hae;Park, Yong-Bum;Lee, Keun-Ku
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2009.01a
    • /
    • pp.404-407
    • /
    • 2009
  • Bluetooth Video Distribution Profile (VDP) defines the protocol and procedures that realize the distribution of video content compressed in a specific format for the efficient use of the limited bandwidth. In this paper, we describe the design of VDP tester based on TTCN-2 (Tree and Tabular Combined Notation), a language standardized by ISO for the specification of tests for real-time and communicating systems. Our work was carried out as a part of supporting a new profile testing module for VDP in PTS (Profile Tuning Suite), a reference test system for Bluetooth interoperability testing. Test demonstration for the interoperability with various VDP solutions at the PTS session in UPF30 (Unplug Fest) showed the validity of the developed tester. Eventually, we introduce the PTS architecture, and show the design and implementation of VDP tester included in the released PTS 3.0 in this paper.

  • PDF

Effects of Organic Passivation Layers by Vapor Deposition Polymerization(VDP) for Organic Thin-Film Transistors(OTFTs) (Vapor Deposition Polymerization(VDP)을 이용한 페시베이션이 유기박막트렌지스터에 주는 영향)

  • Park, Il-Houng;Hyung, Gun-Woo;Choi, Hak-Bum;Kim, Jae-Hyeuk;Kim, Woo-Young;Kim, Young-Kwan
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.114-115
    • /
    • 2007
  • In this paper, it was demonstrated that organic thin-film transistors (OTFTs) were fabricated with the organic passivation layer by vapor deposition polymerization (VDP) processing, In order to form polymeric film as an passivation layer, VDP process was also introduced instead of spin-coating process, where polymeric film was co-deposited by high-vacuum thermal evaporation from 6FDA and ODA followed by curing, Field effect mobility, threshold voltage, and on-off current ratio with 450-nm-thick organic passivation layer were about $0.21\;cm^2/Vs$, IV, and $1\;{\times}\;10^5$, respectively.

  • PDF

The Obstacle Avoidance and Target Searching in the Small Chaotic UAV (소형 카오스 무인비행체에서의 장애물 회피 밀 목표물 탐색)

  • Bae, Young-Chul
    • Proceedings of the KIEE Conference
    • /
    • 2005.07d
    • /
    • pp.2849-2851
    • /
    • 2005
  • 본 논문에서는 소형 카오스 무인 비행체에서의 장애물 회피 기법과 목표물 탐지 기법을 제안하였다. 장애물은 불안정한 VDP(van der Pol) 방정식을 이용하였으며 목표물은 안정한 VDP 방정식을 이용하였다. UAV가 장애물과 목표물에 접근하게 되면 불안정 또는 안정한 VDP 방정식이 UAV를 밀어내거나 끌어들임으로서 장애물을 피해가거나 목표물 탐색할 수 있는 알고리즘을 제시하고 컴퓨터 시뮬레이션으로 그 결과를 검증하였다.

  • PDF

Degree of Overlapping Design Activities in Vehicle Development:A System Dynamics Approach

  • Lee, Sang-Don;Lim, Ik-Sung
    • International Journal of Quality Innovation
    • /
    • v.8 no.2
    • /
    • pp.115-131
    • /
    • 2007
  • The vehicle development process (VDP) is iterative in nature with numerous interactions and information flows between design groups and between development phases. The VDP has been changed from a sequential-functional development to a concurrent-team based approach. Concurrent execution of design activities may reduce the development lead-time, but it increases the managerial complexity in the VDP. A system dynamics model was developed to understand the transient behavior of parallel, overlap, and sequential processes in the VDP and to determine the optimal level of overlapping considering the development lead-time and total number of reworks. The simulation results showed that different execution processes should be used, depending upon the intensity of reworks.

Analysis for the difficulty of the vector decomposition problem (벡터 분해 문제의 어려움에 대한 분석)

  • Kwon, Sae-Ran;Lee, Hyang-Sook
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.17 no.3
    • /
    • pp.27-33
    • /
    • 2007
  • Recently, a new hard problem on a two dimensional vector space called vector decomposition problem (VDP) was proposed by M. Yoshida et al. and proved that it is at least as hard as the computational Diffe-Hellman problem (CDHP) on a one dimensional subspace under certain conditions. However, in this paper we present the VDP relative to a specific basis can be solved in polynomial time although the conditions proposed by M. Yoshida on the vector space are satisfied. We also suggest strong instances based on a certain type basis which make the VDP difficult for any random vector relative to the basis. Therefore, we need to choose the basis carefully so that the VDP can serve as the underlying intractable problem in the cryptographic protocols.

Fabrication and Electric characteristics of PMDA/4,4-DDE Polyimide by Vapor Deposition Polymerization(VDP) Method (VDPM을 이용한 PMBA/4,4-DDE polyimide의 제작과 전기적특성)

  • 김형권;우호환;김종석;한상옥;이덕출
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1995.11a
    • /
    • pp.139-142
    • /
    • 1995
  • Polyimide(PI) thin films are fabricated by vapor deposition polymerization(VDP) from PMDA and DDE. The IR spectrum show that PAA the films are changed into PI films by curing. The activation energy of PI films is estimated to be 0.32 [eV] at the electric field of 0.133 [Mv/cm]. The resistivity is about 4.5${\times}$10$\_$16/ [$\Omega$$.$cm] at room temperature.

  • PDF

Investigation of Top-Contact Organic Field Effect Transistors by the Treatment Using the VDP Process on Dielectric

  • Kim, Young-Kwan;Hyung, Gun-Woo;Park, Il-Houng;Seo, Ji-Hoon;Seo, Ji-Hyun;Kim, Woo-Young
    • Journal of the Korean Applied Science and Technology
    • /
    • v.24 no.1
    • /
    • pp.54-60
    • /
    • 2007
  • 이 논문에서는 게이트 절연막 위에 vapor deposition polymerization(VDP)방법을 사용하여 성막한 유기 점착층을 진공 열증착하여 유기 박막 트랜지스터(OTFTs)소자를 제작할 수 있음을 증명하였다. 우리가 제작한 Staggered-inverted top-contact 구조를 사용한 유기 박막 트랜지스터는 전기적 output 특성이 포화 영역안에서는 포화곡선을, triode 영역에서는 비선형적인 subthreshold를 확실히 볼 수 있음을 발견했다. $0.2{\mu}m$ 두께를 가진 게이트 절연막위에 유기 점착층을 사용한 OTFTs의 장 효과 정공의 이동도와 문턱전압, 그리고 절멸비는 각각, 약 0.4cm2/Vs, -0.8V, 106 이 측정되었다. 게이트 절연막의 점착층으로써 폴리이미드의 성막을 위해, 스핀코팅 방법 대신 VDP 방법을 도입하였다. 폴리이미드 고분자막은 2,2bis(3,4-dicarboxyphenyl)hexafluoropropane dianhydride(6FDA)와 4,4'-oxydianiline(ODA)을 고진공에서 동시에 열 증착 시킨 후, 그리고 $150^{\circ}C$에서 1시간, 다시 $200^{\circ}C$에서 1시간 열처리하여 고분자화된 막을 형성하였다. 그리고 점착층이 OTFTs의 전기적 특성에 주는 영향을 설명하기 위해 비교 연구하였다.