• Journal of Korea Society of Industrial Information Systems
• /
• v.19 no.1
• /
• pp.25-30
• /
• 2014

In this paper, we have implemented an FMCW radar for a near distance measurement. In the structure of the FMCW radar, it is a key problem to solve the VCO nonlinearity. In this work, we have adopted a VCO nonlinearity compensation algorithm using the spectrum correlation of beat signals. The radar experimented in this work uses an X-band(9.55~10.25GHz) microwave signal, and realizes precision of 3% in the range of 30m. The prototype can be applied to the front surveillance radar such as in vehicle anti-collision and probing robot mission.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.10 no.7
• /
• pp.1104-1110
• /
• 1999

When a FM-CW radar is used to measure the target distance, the nonlinearity relationship between the VCO control voltage and the output frequency makes an adverse effect on the measurement accuracy. Recently, many nonlinearity correction schemes using signal processing techniques and dedicated hardwares have been studied. This paper presents a signal processing technique to compensate for the VCO nonlinearity using a reference signal. To demonstrate the validity of the presented technique, several experiments were conducted and the results show reduction of the distortion in the range profile and the resolution improvement.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.12 no.1
• /
• pp.44-49
• /
• 2001

In this paper, we propose a new technique to compensate for the VCO nonlinearity using only the returned beat signal whose spectrum contains the internal reflections and the targets simultaneously. In the case of a distance measurement system using single antenna, the reflections from the circulator and the antenna are much larger than the return signal from target. The beat signal by these reflections is at much lower frequency than that of the target, and the VCO nonlinearity can be compensated for using these signals. Indoor experiments were carried out and the results show marked improvement in the shape of range profile and the range resolution.

• Proceedings of the IEEK Conference
• /
• 1998.10a
• /
• pp.331-334
• /
• 1998

In this paper, we have presented an improved design of the microwave level meter based on the principle of FM-CW radar. First, we have analyzed the effect of VCO nonlinearity on the spectral broadening of the beat signal, and presented a new type of design theory to linearize VCO tuning curve adopting FFT algorithm. Simulation results for a VCO having the linearity of 25% have been presented, which show the usefulness of the design algorithm.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.38C no.4
• /
• pp.351-358
• /
• 2013

We propose a correction method of nonlinear frequency sweep in an FMCW(Frequency Modulated Continuous Wave) laser range finder. FMCW laser range finder requires linear frequency sweep for high resolution, and nonlinear frequency sweep makes the system performance degrade. In general, VCO(Voltage Controlled Oscillator) which is a component used for frequency modulation in FMCW method has nonlinear property. To correct the nonlinear frequency sweep, we utilize an auxiliary delay structure for generating trigger signal of ADC(Analog to Digital Converter). Because the trigger signal has same rate of change with the beat signal, the nonlinearity of the beat signal can be corrected. the experimental results show that the proposed method effectively eliminates the nonlinear frequency sweep problem and enhances the system performance.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2000.11a
• /
• pp.158-161
• /
• 2000

In this paper, we propose a new technique to compensate for the VCO nonlinearity using only the returned beat signal whose spectrum contains the internal reflections and the targets simultaneously. In the case of a distance measurement system using single antenna, the reflections from the circulator and the antenna are much larger than the return signal from target. The beat signal by these reflections is at much lower frequency than that of the target, and the VCO nonlinearity can be compensated leer using these signals. Indoor experiments were carried out and the results show marked improvement in the shape of range profile arid the range resolution.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.19 no.12
• /
• pp.2439-2447
• /
• 1994

In this paper, We analyze Colpitts type voltage contrqlled oscillator(VCO) used in personal handheld phone using a nonlinear analysis with third-order model. The resul shows the non-exponentially decaying shifting bias superimposed on the oscillator output which is different with the exponentially decaying shifting bias from the linear analysis. The stable oscillation criterion during a frequency change in a design of VOC can be also determined using proposed non-linear analysis. The theory is confirmed using PSPICE simulation and the experimental result of GaAs VCO matched very well with the theory.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.5
• /
• pp.40-49
• /
• 2008

A Frequency synthesizer for mobile-DTV applications is implemented using $0.18{\mu}m$ CMOS process with 1.8V supply. PMOS transistors are chosen for VCO core to reduce phase noise. The measurement result of VCO frequency range is 800MHz-1.67GHz using switchable inductors, capacitors and varactors. We use varactor bias technique for the improvement of VCO gain linearity, and the number of varactor biasing are minimized as two. VCO gain deterioration is also improved by using the varactor switching technique. The VCO gain and interval of VCO gain are maintained as low and improved using the VCO frequency calibration block. The sigma-delta modulator for fractional divider is designed by the co-simualtion method for accuracy and efficiency improvement. The VCO, PFD, CP and LF are verified by Cadence Spectre, and the sigma-delta modulator is simulated using Matlab Simulink, ModelSim and HSPICE. The power consumption of the frequency synthesizer is 18mW, and the VCO has 52.1% tuning range according to the VCO maximum output frequency. The VCO phase noise is lower than -100dBc/Hz at 1MHz at 1MHz offset for 1GHz, 1.5GHz, and 2GHz output frequencies.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.3 no.1 s.4
• /
• pp.13-19
• /
• 2004

The VCO(Voltage Controlled Oscillator) with low phase noise and high reliability is implemented using nonlinear design, and its phase noise characteristics are compared with that of Lesson's equation. The microstripline coupled with dielectric resonator is realized as a high impedance inverter to improve the phase noise, and the qualify factor of resonator circuit can be transferred to active device with the enhanced the loaded quality factor. The worst case and part stress analyses are achieved to obtain the high reliability of VCO. The developed VCO has the oscillating tuning factor of 0.56MHz/V for the control voltage range of 0$\~$12V This VCO requires the DC power of 160mW. The phase noise characteristics exhibit good performances of -96.51dBc/Hz @ 10KHz and -116.3dBc/Hz @ 100KHz, respectively. And, the output power of 7.33 dBm is measured.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.18 no.2
• /
• pp.408-414
• /
• 2014

This paper proposes a charge-pump phase-locked loop (PLL) with 51-phase output clock of a 125 MHz target frequency. The proposed PLL uses three voltage controlled oscillators (VCOs) to generate 51-phase clock and increase of maximum operating frequency. The 17 delay-cells consists of each VCO, and a resistor averaging scheme which reduces the phase mismatch among 51-phase clock combines three VCOs. The proposed PLL uses a 65 nm 1-poly 9-metal CMOS process with 1.0 V supply. The simulated peak-to-peak 지터 of output clock is 0.82 ps at an operating frequency of 125 MHz. The differential non-linearity (DNL) and integral non-linearity (INL) of the 51-phase output clock are -0.013/+0.012 LSB and -0.033/+0.041 LSB, respectively. The operating frequency range is 15 to 210 MHz. The area and power consumption of the implemented PLL are $580{\times}160{\mu}m^2$ and 3.48 mW, respectively.