• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.431-432
• /
• 2012

In the era of 20 nm scaled semiconductor volume manufacturing, Microelectronics Manufacturing Engineering Education is presented in this paper. The purpose of microelectronic engineering education is to educate engineers to work in the semiconductor industry; it is therefore should be considered even before than technology development. Three Microelectronics Manufacturing Engineering related courses are introduced, and how undergraduate students acquired hands-on experience on Microelectronics fabrication and manufacturing. Conventionally employed wire bonding was recognized as not only an additional parasitic source in high-frequency mobile applications due to the increased inductance caused from the wiring loop, but also a huddle for minimizing IC packaging footprint. To alleviate the concerns, chip bumping technologies such as flip chip bumping and pillar bumping have been suggested as promising chip assembly methods to provide high-density interconnects and lower signal propagation delay [1,2]. Aluminum as metal interconnecting material over the decades in integrated circuits (ICs) manufacturing has been rapidly replaced with copper in majority IC products. A single copper metal layer with various test patterns of lines and vias and $400{\mu}m$ by $400{\mu}m$ interconnected pads are formed. Mask M1 allows metal interconnection patterns on 4" wafers with AZ1512 positive tone photoresist, and Cu/TiN/Ti layers are wet etched in two steps. We employed WPR, a thick patternable negative photoresist, manufactured by JSR Corp., which is specifically developed as dielectric material for multi- chip packaging (MCP) and package-on-package (PoP). Spin-coating at 1,000 rpm, i-line UV exposure, and 1 hour curing at $110^{\circ}C$ allows about $25{\mu}m$ thick passivation layer before performing wafer level soldering. Conventional Si3N4 passivation between Cu and WPR layer using plasma CVD can be an optional. To practice the board level flip chip assembly, individual students draw their own fan-outs of 40 rectangle pads using Eagle CAD, a free PCB artwork EDA. Individuals then transfer the test circuitry on a blank CCFL board followed by Cu etching and solder mask processes. Negative dry film resist (DFR), Accimage$^{(R)}$, manufactured by Kolon Industries, Inc., was used for solder resist for ball grid array (BGA). We demonstrated how Microelectronics Manufacturing Engineering education has been performed by presenting brief intermediate by-product from undergraduate and graduate students. Microelectronics Manufacturing Engineering, once again, is to educating engineers to actively work in the area of semiconductor manufacturing. Through one semester senior level hands-on laboratory course, participating students will have clearer understanding on microelectronics manufacturing and realized the importance of manufacturing yield in practice.

• 한국재료학회지
• /
• 제16권4호
• /
• pp.225-230
• /
• 2006

Nanoimprint lithography (NIL) is a novel method of fabricating nanometer scale patterns. It is a simple process with low cost, high throughput and resolution. NIL creates patterns by mechanical deformation of an imprint resist and physical contact process. The imprint resist is typically a monomer or polymer formulation that is cured by heat or UV light during the imprinting process. Stiction between the resist and the stamp is resulted from this physical contact process. Stiction issue is more important in the stamps including narrow pattern size and wide area. Therefore, the antistiction layer coating is very effective to prevent this problem and ensure successful NIL. In this paper, an antistiction layer was deposited and characterized by PECVD (plasma enhanced chemical vapor deposition) method for metal stamps. Deposition rates of an antistiction layer on Si and Ni substrates were in proportion to deposited time and 3.4 nm/min and 2.5 nm/min, respectively. A 50 nm thick antistiction layer showed 90% relative transmittance at 365 nm wavelength. Contact angle result showed good hydrophobicity over 105 degree. $CF_2$ and $CF_3$ peaks were founded in ATR-FTIR analysis. The thicknesses and the contact angle of a 50 nm thick antistiction film were slightly changed during chemical resistance test using acetone and sulfuric acid. To evaluate the deposited antistiction layer, a 50 nm thick film was coated on a stainless steel stamp made by wet etching process. A PMMA substrate was successfully imprinting without pattern degradations by the stainless steel stamp with an antistiction layer. The test result shows that antistiction layer coating is very effective for NIL.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2000년도 제18회 학술발표회 논문개요집
• /
• pp.77-77
• /
• 2000

Titanium oxide (TiO2) thin films have valuable properties such as a high refractive index, excellent transmittance in the visible and near-IR frequency, and high chemical stability. Therefore it is extensively used in anti-reflection coating, sensor, and photocatalysis as electrical and optical applications. Specially, TiO2 have a high dielectric constant of 180 along the c axis and 90 along the a axis, so it is highlighted in fabricating dielectric capacitors in micro electronic devices. A variety of methods have been used to produce patterned self-assembled monolayers (SAMs), including microcontact printing ($\mu$CP), UV-photolithotgraphy, e-beam lithography, scanned-probe based micro-machining, and atom-lithography. Above all, thin film fabrication on $\mu$CP modified surface is a potentially low-cost, high-throughput method, because it does not require expensive photolithographic equipment, and it produce micrometer scale patterns in thin film materials. The patterned SAMs were used as thin resists, to transfer patterns onto thin films either by chemical etching or by selective deposition. In this study, we deposited TiO2 thin films on Si (1000 substrateds using titanium (IV) isopropoxide ([Ti(O(C3H7)4)] ; TIP as a single molecular precursor at deposition temperature in the range of 300-$700^{\circ}C$ without any carrier and bubbler gas. Crack-free, highly oriented TiO2 polycrystalline thin films with anatase phase and stoichimetric ratio of Ti and O were successfully deposited on Si(100) at temperature as low as 50$0^{\circ}C$. XRD and TED data showed that below 50$0^{\circ}C$, the TiO2 thin films were dominantly grown on Si(100) surfaces in the [211] direction, whereas with increasing the deposition temperature to $700^{\circ}C$, the main films growth direction was changed to be [200]. Two distinct growth behaviors were observed from the Arhenius plots. In addition to deposition of THe TiO2 thin films on Si(100) substrates, patterning of TiO2 thin films was also performed at grown temperature in the range of 300-50$0^{\circ}C$ by MOCVD onto the Si(100) substrates of which surface was modified by organic thin film template. The organic thin film of SAm is obtained by the $\mu$CP method. Alpha-step profile and optical microscope images showed that the boundaries between SAMs areas and selectively deposited TiO2 thin film areas are very definite and sharp. Capacitance - Voltage measurements made on TiO2 films gave a dielectric constant of 29, suggesting a possibility of electronic material applications.