• Title/Summary/Keyword: Top-down design

Search Result 238, Processing Time 0.031 seconds

Design method of Top-down fog screen (하향식 포그 스크린 설계 방법)

  • Park, Yoenyong;Jung, Moonryul
    • Journal of the Korea Computer Graphics Society
    • /
    • v.25 no.3
    • /
    • pp.31-41
    • /
    • 2019
  • A fog screen consists of tiny water drops and the viewers see the image transmitted through the fog screen. In contrast to ordinary screens, the viewers can see the actors passing through the image on the fog screen on stage. In this paper, we describe methods to build a top-down fog screen where fog particles generated in top space fall by gravity forming a flat vertical screen. We use a fog generation technique in which fog particles come out of the water surface when ultrasound vibrators immersed in water tank vibrate. We describe how fog particles form a flat screen while coming out of the fog passage tunnel, by generating guiding winds beside the fog screen. This technique utilizes the principle that fog particles are generated on the surface of a water tank by an ultrasonic vibrator placed in a water tank. The technique of forming a guiding wind on both sides of the passage exit where the fog comes out and the design and manufacturing method of the fog screen generating device are described so that the generated fog group can maintain one plane.

COMPREHENSIVE SCALING METHOD WITH VALIDATION FOR APPLICATION TO SB-LOCAS OF A PASSIVE PWR

  • Lee, Sang-Il;No, Hee-Cheon
    • Proceedings of the Korean Nuclear Society Conference
    • /
    • 1996.11a
    • /
    • pp.263-269
    • /
    • 1996
  • A comprehensive scaling method is proposed for a scaled-down facility simulating SBLOCA in the CARR passive reactor (CP-1300). The present method consists of two stages: scaling methodology, and validation of scaling methodology and code. The present scaling methodology is based on the integral response scaling method. Through sensitivity study, the condensation of the top of the CMT is identified as one of the little-known phenomenon with high importance which should be addressed for the applicability of the code. Using the similarity of the derived scaling parameters, the major component geometries of the scaled-down facility are determined. In the case of 1/4 height and 1/100 area ratio scaling, it is found out that the power ratio is the same as the area ratio, and the present scaling methodology generates the design parameters of the scaled-down facility without any distortion.

  • PDF

On the Fixing of the Shoulder Blade Level during Tight Fitting by the Draping Design (입체 재단법에 의한 Tight Fitting시 등폭 기준선의 설정에 관한여)

  • 이순섭
    • The Research Journal of the Costume Culture
    • /
    • v.4 no.3
    • /
    • pp.373-381
    • /
    • 1996
  • Draping design system organized by European about 13C has been developed greatly for a long while, but for the purpose of the practical use the Dress form similar to human body has been needed. In order to make three-dimensional effect as fitting Muslin ot the Dress form. the Basic lien has to be established in Muslin and Dress form each. At this time, Shoulder-blade level is indicated from various angles : measure down 10cm from the back neck point, a quarter of the back neck point to the waist lie, the half-way point between neckline and bust line, measure down 41 inches from the back neck line, measure down 3 inches from the top edge of the muslin at center back and cross mark for neck line, and so forth. This study established the Basic line through the two ways of them (B.N.P∼B.L/2, B.N.P∼W.L/4), did tight fitting to the 5 kinds of Dress forms which ar normal type in the drop value(the difference between hip circumference and bust circumference), and acquired Basic Pattern. After the experiment, fitness are throughly investigate by statistical analysis of measurements. As a result, this study finds out that fit is proper when shoulder blade level is situated on a fourth of the back neck point to the waist line and a quarter point between back neck point and waist line, and waist dart is situated on the back center line and princess line.

  • PDF

Design of the ICMEP Algorithm for the Highly Efficient Entropy Encoding (고효율 엔트로피 부호화를 위한 ICMEP 알고리즘 설계)

  • 이선근;임순자;김환용
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.4
    • /
    • pp.75-82
    • /
    • 2004
  • The channel transmission ratio is speeded up by the combination of the Huffman algorithm, the model scheme of the lossy transform having minimum average code lengths for the image information and good instantaneous decoding capability, with the Lempel-Ziv algorithm showing the fast processing performance during the compression process. In order to increase the processing speed during the compression process, ICMEP algorithm is proposed and the entropy encoder of HDTV is designed and inspected. The ICMEP entropy encoder have been designed by choosing the top-down method and consisted of the source codes and the test benches by the behavior expression with VHDL. As a simulation results, implemented ICMEP entropy encoder confirmed that whole system efficiency by memory saturation prevention and compressibility increase improves.

The Hardware Design of Effective Sample Adaptive Offset for High Performance HEVC Decoder (고성능 HEVC 복호기를 위한 효과적인 Sample Adaptive Offset 하드웨어 설계)

  • Park, Seungyong;Lee, Dongweon;Ryoo, Kwangki
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2012.11a
    • /
    • pp.645-648
    • /
    • 2012
  • 본 논문에서는 고성능 HEVC(High Efficiency Video Coding) 복호기 설계를 위한 효율적인 SAO(Sample Adaptive Offset)의 하드웨어 구조 설계에 대해 기술한다. SAO는 양자화 등의 손실 압축에 의해 발생하는 정보의 손실을 보상하는 기술이다. 하지만 HEVC의 최대 블록 크기인 $64{\times}64$ 단위를 화소 단위 연산을 수행하기 때문에 높은 연산시간 및 연산량이 요구된다. 따라서 본 논문에서 제안하는 SAO 하드웨어 구조는 $8{\times}8$ 단위를 처리하는 연산기로 구성하여 하드웨어 면적을 최소화하였고, 내부레지스터를 이용하여 $64{\times}64$ 블록 크기를 지원한다. 또한 기존 SAO의 top-down 블록분할 구조에서 down-top 블록분할 구조로 설계하여 연산시간 및 연산량을 최소화 하였다. 제안하는 하드웨어 구조는 Verilog HDL로 설계하였으며, TSMC 칩 공정 $0.18{\mu}m$ 셀 라이브러리로 합성한 결과 동작 주파수는 250MHz, 전체 게이트 수는 45.4k 이다.

A Study on the BIM-based Design for the Elements of Wooden Structure of Korean Traditional Buildings Through a Parametric Design Methodology (파라메트릭 디자인 방법론을 활용한 한옥 목구조부재의 BIM 설계 프로세스 연구)

  • Park, Jung-Dae
    • Korean Journal of Computational Design and Engineering
    • /
    • v.16 no.2
    • /
    • pp.104-113
    • /
    • 2011
  • With the rising social interest in the sustainable life, demands are growing for Hanok, as a viable alternative to modernized architecture of Western origin. However, even Hanok is gaining popularity among the general public, its design and construction are still a minor practice. Aiming to build an information system of Hanok, this research proposes a new design process for traditional architecture, utilizing a parametric design methodology. This process, based on the understanding of tectonic joints and spatial composition of our traditional architecture, defines a parametric relationship among the structural elements that compose Hanok. The research uses Gehry Technologies' Digital Project and Autodesk Revit Architecture to apply a concurrent parametric design methodology, approaching the project in both bottom-up and top-down to present a new design process for Hanok elements.

A Study on the Establishment of Guidances for Natural Stone Arrangements (자연석 사용 개선을 위한 설계 및 시공 기준 설정에 관한 연구)

  • 구본학;김용규;안동만
    • Journal of the Korean Institute of Landscape Architecture
    • /
    • v.27 no.4
    • /
    • pp.94-100
    • /
    • 1999
  • Stone is one of the oldest material for construction and artistic works. This study investigates the current use of stones in landscape constructional works, and the design criteria to advance the arts of natural stone arrangements. Thirty four experts and thirty two others were surveyed with various photos of simulated construction works of natural stone arrangements fond improved design guidelines. Major findings are as follows: -The payment for the use of stones ranges approximately 5 to 10% of total cost of landscape constructional works. More stones may be used when better retailing system is introduced, working skill is standardized, and more of the substitute natural stones made of blasted rocks are provided and the cost goes down. -Preferences showed little difference for the mixed use of different sizes, colors and shapes of stones, and for the use of similar ones, in the construction of walls. This does not match with the current design guidelines. -Arranging three stones, which symbolizes heaven, earth, and human being, was the most preferred. As the supply of natural stones is limited and more substitute stones are used, it its needed to establish guidelines for the production of substitute stones. -Grasses are much more preferred between pavement stones than mortars. -In current practices, top of piled up natural stones is usually arranged level. More freely curved top lines are preferred to straight line.

  • PDF

Area Efficient Hardware Design for Performance Improvement of SAO (SAO의 성능개선을 위한 저면적 하드웨어 설계)

  • Choi, Jisoo;Ryoo, Kwangki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.17 no.2
    • /
    • pp.391-396
    • /
    • 2013
  • In this paper, for HEVC decoding, an SAO hardware design with less processing time and reduced area is proposed. The proposed SAO hardware architecture introduces the design processing $8{\times}8$ CU to reduce the hardware area and uses internal registers to support $64{\times}64$ CU processing. Instead of previous top-down block partitioning, it uses bottom-up block partitioning to minimize the amount of calculation and processing time. As a result of synthesizing the proposed architecture with TSMC $0.18{\mu}m$ library, the gate area is 30.7k and the maximum frequency is 250MHz. The proposed SAO hardware architecture can process the decode of a macroblock in 64 cycles.

A Study on the Design of Network Management Architecture based on TMN Concept (TMN 개념을 응용한 통신망 관리구조 설계에 관한 연구)

  • 김영명;조영현
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.19 no.1
    • /
    • pp.170-182
    • /
    • 1994
  • With the evolution of telecommunications network, the operational enviroments of a morden telecommunication network are becoming more complex and diverse. Therefore. the design of NMA( Network Management Aechitecture) that pursues standardization and openness in order to accommodatae them actively will be required. In such a network environment which composes various and heterogeneous network elements, it is not easy to surpport efficiently TMN MSs(Management Services) because it has lack of interoperability among them. This paper proposes a top-down approach being taken to design a network management architecture with establishing the hierarchical relationships of management services based on ITU-TS(Telecommunication Standardization in Europe) TMN concept, and allocating MSC(Management Service Component) by TMN management layer, and analyzing the information flow between FAs(Functional Areas).

  • PDF

Design of a Recursive Structure-based FIR Digital Filter (재귀 구조에 기반한 FIR 디지털 필터의 설계)

  • Jae-Jin Lee;David Tien;Gi-Yong Song
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.5 no.2
    • /
    • pp.159-164
    • /
    • 2004
  • This paper proposes a new digital filter implementation which adopts an identical structure at both behavioral and logic level in top-down design. This methodology is based on the observation that multiplication is a form of convolution and carrying, and therefore multiplication is implemented with the same structure as that of a convolution in a recursive manner at the logic level. In order to demonstrate a recursive structure-based FIR digital filter, we select L-tap transposed and systolic FIR filters, and implement them to have a single structure. The proposed filter design becomes regular and modular because of the recursive adoption of a single structure for convolutions, and is very compact in that it needs only two 1-bit I/O ports in addition to significant improvement on hardware complexity without time penalty on the output sequence.

  • PDF