• Journal of Power Electronics
• /
• v.12 no.2
• /
• pp.285-293
• /
• 2012

Multilevel inverters have gained attention in high-power applications due to their numerous advantages in comparison with conventional two-level inverters. In this paper a simplified Space-Vector Modulation (SVM) algorithm for a three-level Neutral-Point Clamped (NPC) inverter is implemented on a Freescale$^{(R)}$ DSP56F8037. The algorithm is based on a simplification of the space-vector diagram for a three-level inverter so that it can be used with a two-level inverter. Once the simplification has been achieved, calculation of the dwell times and the switching sequences are carried out in the same way as for the two-level SVM method. Details of the hardware design are included. Experimental results are analyzed to validate the performance of the simplified algorithm.

• Journal of the Semiconductor & Display Technology
• /
• v.13 no.4
• /
• pp.43-48
• /
• 2014

Two-level inverter has some disadvantages like high harmonics contained in the output current, efficiency limit and stress to switching device as IGBT and FET. Many researches have reported multi-level inverter to complement two-level inverter of problems. In this paper, we suggest MPPT algorithm of multi-string three-level solar inverter that considered nowadays. We added midpoint controller in order to implement the MPPT algorithm because the three-level inverter has to need midpoint controller and procured the stability of direct current link. We verify the superiority of multi-string T-Type inverter and the algorithm we suggested with solar irradiance variation experiment and MPPT efficiency measurement. The MPPT efficiency was confirmed with a high efficiency more than 99.97%.

• Journal of Power Electronics
• /
• v.19 no.1
• /
• pp.79-88
• /
• 2019

The neutral-point (NP) voltage of three-phase three-level NP-clamped converters is needed for balance. To maintain NP potential and suppress ripple, a novel NP voltage balancing strategy is proposed in this work. The mechanism of NP voltage variation is studied first. Then, the relationship between the disassembly of zero level (O level) and NP current is studied comprehensively. On these bases, two methods for selecting one of three output phases for the disassembly of its O level are presented. Finally, simulation and experimental results verify the validity and practicability of the proposed algorithms.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.64 no.2
• /
• pp.268-275
• /
• 2015

This paper proposes a method of switching to improve power loss for the single-phase three-level NPC inverter. The conventional switching methods, which are called as the bipolar and unipolar switching methods, are used for single phase inverters using three-level topology. However, these switching method have disadvantage in the power loss. Because all of the switch are operated. To reduce the power loss of the three-level NPC inverter, clamp switching method is introduced in this paper. This way, one of the lag is fixed that switching loss is reduced. This paper analyzes and compares power losses of unipolar method and clamp method. The validity of the power loss analysis is verified through the simulation and experimental results.

• Proceedings of the KIEE Conference
• /
• 2004.10a
• /
• pp.164-168
• /
• 2004

A Zero-Voltage-Switching(ZVS) Three-Level Converter realizes ZVS for the switches with the use of the leakage inductance(or external resonant inductance) and the output capacitors of the switches, however; the rectifier diodes suffer from recovery which results in oscillation and voltage spike. In order to solve this problem, this paper proposes a novel ZVS Three-Level converter, which introduces two clamping diodes to the basic Three-Level converter to eliminate the oscillation and clamp the rectified voltage to the reflected input voltage.

• Journal of Power Electronics
• /
• v.14 no.5
• /
• pp.926-936
• /
• 2014

A simplified and effective space vector pulse-width modulation (SVPWM) algorithm with two and three levels for three-phase voltage-source converters is proposed in this study. The proposed SVPWM algorithm only uses several linear calculations on three-phase modulated voltages without any complicated trigonometric calculations adopted by conventional SVPWM. This simplified SVPWM also avoids choosing the vector sector required by conventional SVPWM. A two-level overmodulation scheme is integrated into the proposed two-level SVPMW to generate the output voltage that increases from a linear region to a six-step state with a smoothly linear transition characteristic and a simple overmodulation process without a lookup table and complicated nonlinear functions. The three-level SVPWM with a proportional-integral controller effectively balances the neutral point potential of the neutral point clamped converter. Results from the simulation in MATLAB/Simulink and the experiment based on a digital signal processor are provided to clearly demonstrate the validity and effectiveness of the proposed strategies.

• Journal of Electrical Engineering and Technology
• /
• v.2 no.1
• /
• pp.81-88
• /
• 2007

This paper proposes a coupled inductor-based rectifier of a Three-Level (TL) DC/DC converter and compares the rectification methods of a TL converter. The CICDR- TL (Coupled Inductor Current Doubler Rectifier Three-Level) converter achieves ZVS (Zero Voltage Switching) for the switches in a wide load range. CDR (Current Doubler Rectifier) and CICDR Three-Level converter have low voltage and current ripple. Advantages and disadvantages of topology compared to the rectifier of bridge, center-tap, CDR, and CICDR are discussed. Experimental estimation results are obtained on a 27V, 60A DC/DC TL converter prototype for the 1.8kW, 40kHz IGBT based experimental circuit.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.26 no.2
• /
• pp.96-105
• /
• 2021

Large-scale power converters consist of series or parallel module combinations. In these modular converter systems, the interleaving technique can be applied to improve capacitor reliability by reducing the ripple of the I/O current in which each module operates as a phase difference. However, when applying the interleaving technique for conventional three-level boost converters, the short-circuit period of the converter can be an obstacle. Such problem is caused by the absence of a low-level inductor of the conventional three-level boost converter. To solve this problem, a three-level boost converter with a low-level inductor is proposed and analyzed to enable interleaved operation. In the proposed circuit, the current ripple of the output capacitor depends on the neutral point connections between the modules. In this study, the ripple current is analyzed by the neutral point connections of the three-level boost converter that has a low-level inductor, and the effectiveness of the proposed circuit is proven by simulation and experiment.

• Journal of Power Electronics
• /
• v.17 no.5
• /
• pp.1160-1172
• /
• 2017

A novel space vector modulation strategy in the non-orthogonal three-dimensional coordinate system for multi-level three-phase four-wire inverters is proposed in this paper. This new non-orthogonal three-dimensional space vector modulation converts original trigonometric functions in the orthogonal three-dimensional space coordinate into simple algebraic operations, which greatly reduces the algorithm complexity of three-dimensional space vector modulation and preserves the independent control of the zero-sequence component. Experimental results have verified the correctness and effectiveness of the proposed three-dimensional space vector modulation in the new non-orthogonal three-dimensional coordinate system.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.21 no.3
• /
• pp.191-199
• /
• 2016

Conventional two-level Zeta converters have drawbacks, such as high voltage stresses and high current ripples. To address these problems, a three-level Zeta converter that uses a couple inductor is proposed in this study. The proposed converter utilizes the three-level power switching circuit to reduce the voltage stresses and inductor current ripples. Compared with the conventional converter, the proposed converter can improve power efficiency and power density. A 500 W prototype circuit is used to verify the operation and performance of the proposed converter via experimental results.