• The Journal of the Acoustical Society of Korea
• /
• v.19 no.4
• /
• pp.37-44
• /
• 2000

In this paper, we described the real-time implementation effort of MPEG-4 audio HVXC (Harmonic Vector eXcitation Coding) algorithm for very low bitrates, which has target applications from mobile communications to Internet telephony, on current high performance floating point TMS320C6701 DSP. We adopted a hardware structure for real-time operation. In order for software optimization, we used C- and assembly-language level optimizations for time-critical functional codes. Utilizing the internal program memory of the DSP as the program cache, the internal data memory overlap technique and DMA functionality, we could get a goal of realtime operation of HVXC codec both at 2 kbit/s and at 4 kbit/s. For an encoder at 2 kbit/s, the optimization ratio to original code is about 96 %. Finally, we got the subjective quality of MOS 2.45 at 2 kbit/s from an informal quality test.

• Journal of the Korea Society of Computer and Information
• /
• v.11 no.2 s.40
• /
• pp.35-42
• /
• 2006

In this paper we implement a new simulator for performance analysis of a parallel digital signal processing distributed shared memory multiprocessor systems. using Parsec The key idea of this simulator is suitable in simulation of system that uses DMA function of TMS320C6701 DSP chip and local memory which have fast access time. Also, because correction of performance parameter and reconfiguration for hardware components are easy, we can analyze performance of system in various execution environments. In the simulation, FET, 2D FET, Matrix Multiplication. and Fir Filter, which are widely used DSP algorithms. have been employed. Using our simulator, the result has been recorded according to different the number of processor, data sizes, and a change of hardware element. The performance of our simulator has been verified by comparing those recorded results.

• Investigative Magnetic Resonance Imaging
• /
• v.7 no.1
• /
• pp.12-21
• /
• 2003

Purpose : In order to overcome limitations in the existing conventional spectrometer, a new spectrometer with advanced functionalities is designed and implemented. Materials and Methods : We designed a spectrometer using the TMS320C6701 DSP capable of 1 giga floating point operations per second (GFLOPS). The spectrometer can generate continuously varying complicate gradient waveforms by real-time calculation, and select image plane interactively. The designed spectrometer is composed of two parts: one is DSP-based digital control part, and the other is analog part generating gradient and RF waveforms, and performing demodulation of the received RF signal. Each recover board can measure 4 channel FID signals simultaneously for parallel imaging, and provides fast reconstruction using the high speed DSP. Results : The developed spectrometer was installed on a 1.5 Tesla whole body MRI system, and performance was tested by various methods. The accurate phase control required in digital modulation and demodulation was tested, and multi-channel acquisition was examined with phase-array coil imaging. Superior image quality is obtained by the developed spectrometer compared to existing commercial spectrometer especially in the fast spin echo images. Conclusion : Interactive control of the selection planes and real-time generation of gradient waveforms are important functions required for advanced imaging such as spiral scan cardiac imaging. Multi-channel acquisition is also highly demanding for parallel imaging. In this paper a spectrometer having such functionalities is designed and developed using the TMS320C6701 DSP having 1 GFLOPS computational power. Accurate phase control was achieved by the digital modulation and demodulation techniques. Superior image qualities are obtained by the developed spectrometer for various imaging techniques including FSE, GE, and angiography compared to those obtained by the existing commercial spectrometer.

• The Journal of the Acoustical Society of Korea
• /
• v.23 no.5
• /
• pp.420-427
• /
• 2004

This paper presents real time implementation of 4kbps EHSX (Enhanced Harmonic Stochastic Excitation) speech coder that combines the harmonic vector excitation coding with time-separated transition coding. The harmonic vector excitation coding uses the harmonic excitation coding for voiced frames and used the vector excitation coding with the structure of analysis-by-synthesis for unvoiced frames, respectively. For transition frames mixed with voiced and unvoiced signal, we use the time-separated transition coding. In this paper. we present the optimization methods of implementation speech coder on the EMS320C6701/sup (R)/ DSP. To reduce the complex for real-time implementation. we perform the optimization method in algorithm by replacing the complex sinusoidal synthesis method with IFFT. and we apply fully pipelines hand assembly coding after converting it from floating source to fixed source. To generate a more efficient code. we also make use or the available EMS320C6701/sup (R)/ resources such as Fastest67x library and memory organization.

• Proceedings of the Acoustical Society of Korea Conference
• /
• autumn
• /
• pp.217-222
• /
• 1999

본 논문에서는 멀티채널 오디오 부호화 방식인 MPEG-2 AAC(Advanced Audio Coding) 국제 표준을 수용한 AAC 인코더 및 디코더의 실시간 구현에 대해 기술한다. 범용 DSP 인 TMS320C6701 DSP를 이용한 하드웨어 플랫폼과 이 플랫폼에서 실시간으로 동작되는 인코더와 디코더 소프트웨어를 설계, 개발(MASIC 시스템)하였다. 구현한 MASIC 시스템은 오디오 입력 장치, 출력 장치, 인코더 보드, 그리고 디코더 보드로 구성되어 있으며, 개인용 컴퓨터의 PCI 슬롯을 이용하여 인코더의 경우 최대 6채널의 오디오를, 디코더의 경우 8채널의 오디오를 실시간 동작으로 처리할 수 있다. 인코더 및 디코더의 실시간 처리를 위한 소프트웨어 최적화 기술 및 인코더와 디코더의 연동시험에 대해서도 기술하며, 개인용 컴퓨터에서 실시간으로 수행되는 스테레오 AAC 디코더 소프트웨어의 개발 결과를 기술한다.

• Proceedings of the KIEE Conference
• /
• 2001.11c
• /
• pp.372-375
• /
• 2001

본 논문에서는 고속데이터 전송을 위한 CDMA 모뎀를 구현하였다. 데이터율 1Mbps의 트래픽 5채널에 직교부호를 곱하여 채널을 구분한 후 하나의 채널로 처리하였다. I,Q로 입력된 신호는 복소 곱셈기에서 칩 레이트 8Mcps로 OCQPSK(또는 HPSK) 변조하였다. 복조기는 I,Q의 신호를 역확산한 후 직교부호를 다시 곱하여 각 채널의 데이터를 분리한다. 변복조기의 구현은 클럭 속도 167MHz의 부동 소수점형 프로세서인 TI사의 TMS320C6701 DSP(Digital Signal Processor)를 사용하었고, long code 및 I,Q 채널 PN 코드는 IMT-2000 동기방식과 비동기방식의 규격에 정의된 2가지의 PN코드 발생기를 모두 구현하였다.

• Proceedings of the Korean Information Science Society Conference
• /
• 2001.10c
• /
• pp.847-849
• /
• 2001

방대한 양의 실시간 연산을 요구하는 영상 신호처리, 소나, 레이다와 같은 시스템에서는 성능을 최대화하기 위해 병렬 신호처리 시스템의 사용이 불가피하다. 본 논문은 2개의 DSP칩(TMS320C6701)을 사용하여 설계 및 구현한 병렬 신호처리보드의 구성과 이를 구동시키기 위한 소프트웨어 구성체계를 제시한다.

• Proceedings of the IEEK Conference
• /
• 2002.07c
• /
• pp.1428-1431
• /
• 2002

It is general opinion that the future mobile multimedia networks will use different standards and a prospective solution to this problem will be software defined radio (SDR) techniques. SDR provides the flexibility to support multiple air interfaces and signal processing functions at the same time. Especially, digital signal processors and FPGAs are widely used for implementation of these adaptive and flexible functions of a baseband modem for SDR applications. Also, it is known that the modulation schemes of OCQPSK (Orthogonal Complex QPSK) and HPSK (Hybrid PSK) are used for IMT-2000 services of cdma2000 and WCDMA, respectively. Thus, in this paper, we design and implement an OCQPSK / HPSK modem using a DSP chip of Texas Instrument's TMS320C6701. One modulation scheme is operated by adaptive selection between the two schemes and 5 physical traffic channels differentiated by orthogonal codes are implemented in one DSP chip and each channel has 1Mbps data rates and 8Mcps chip rates.

• The Transactions of the Korean Institute of Electrical Engineers A
• /
• v.52 no.3
• /
• pp.158-164
• /
• 2003

This paper proposes a percentage current differential relaying algorithm for bus protection using an advanced compensating algorithm of the secondary current of current transformers (CTs). The compensating algorithm estimates the core flux at the start of the first saturation based on the value of the second-difference of the secondary current. Then, it calculates the core flux and compensates distorted currents using the magnetization curve. The algorithm Is unaffected by a remanent flux. The simulation results indicate that the proposed algorithm can discriminate internal faults from external faults when the CT saturates. This paper concludes by implementing the algorithm into a TMS320C6701 digital signal processor. The results of hardware implementation are also satisfactory. The proposed algorithm can improve not only stability of the relay in the case of an external fault but sensitivity of the relay in the case of an internal fault.

• The Transactions of the Korean Institute of Electrical Engineers A
• /
• v.52 no.1
• /
• pp.44-49
• /
• 2003

This paper describes a percentage current differential relaying algorithm for bus protection blocked by a CT saturation detection algorithm. The detection algorithm blocks the output of a current differential relay only if a differential current is caused by CT saturation in the case of an external fault. Moreover, if a current differential relay operates faster than the detection algorithm, the blocking signal is not ignited. On the other hand. if the detection algorithm operates faster than a current differential relay, the output of the relay is blocked. The results of the simulation show that the proposed algorithm can discriminate internal faults from external faults ever when a CT is saturated in both cases. This paper concludes by implementing the algorithm into the TMS320C6701 digital signal processor. The results of hardware implementation are also satisfactory The algorithm can not only increase the sensitivity of the current differential relay but Improve the stability of the relay for an external faults.