• Title/Summary/Keyword: TFT substrate

Search Result 210, Processing Time 0.028 seconds

Poly-Silicon TFT's on Metal Foil Substrates for Flexible Displays

  • Hatalis, Miltiadis;Troccoli, M.;Chuang, T.;Jamshidi, A.;Reed, G.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2005.07a
    • /
    • pp.692-696
    • /
    • 2005
  • In an attempt to fabricate all inclusive display systems we are presenting a study on several elements that would be used as building blocks for all-on-board integrated applications on stainless steel foils. These systems would include in the same substrate all or many of the components needed to drive a flat panel OLED display. We are reporting results on both digital and analog circuits on stainless steel foils. Shift registers running at speeds greater than 1.0MHz are shown as well as oscillators operating at over 40MHz. Pixel circuits for driving organic light emitting diodes are presented. The device technology of choice is that based on poly-silicon TFT technology as it has the potential of producing circuits with good performance and considerable cost savings over the established processes on quartz or glass substrates (amorphous Silicon a-Si:H or silicon on Insulator SOI).

  • PDF

Study on vertical wet etching of aluminum metal film for TFT application

  • Lee, Sang-Hyuk;Seo, Bo-Hyun;Lee, In-Kyu;Seo, Jong-Hyun;Lee, Kang-Woong;Jeon, Jae-Hong;Choe, Hee-Hwan;Ryu, Jong-Hyeok;Park, Byung-Woo;Chang, Dae-Hyun
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.1479-1482
    • /
    • 2009
  • Compared with tilt transfer wet station, vertical etching system has a variety of advantages that are 50% space savings, higher throughput, fairly good etch uniformity over an entire glass for thin film transistor application. The aim of the present work is to study on a vertical etching system to improve the process factors. The computational fluid dynamics analysis is used to demonstrate the change of the etch uniformity as a function of tilt angle of the glass substrate.

  • PDF

Large Size Plastic Display for Outdoor Application

  • Roh, Nam-Seok;Hwang, Tae-Hyung;Lee, Woo-Jae;Hong, Wang-Su;Kim, Sung-Jin;Kim, Sang-Il;Shin, Peter
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08a
    • /
    • pp.255-256
    • /
    • 2007
  • A A4 size black and white reflective plastic display was developed for out door application. For document readability, high resolution of 180ppi plastic TFT backplane and high reflectance electrophoretic front panel sheet was used. Preparation of display was held near $100^{\circ}C$ process on PEN substrate.

  • PDF

Influence of the Deposition Temperature on the Structural and Electrical Properties of LPCVD Silicon Films (증착온도가 LPCVD 실리콘 박막의 물성과 전기적 특성에 미치는 영향)

  • 홍찬희;박창엽
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.41 no.7
    • /
    • pp.760-765
    • /
    • 1992
  • The material properties and the TFT characteristics fabricated on SiOS12T substrate by LPCVD using SiHS14T gas were investigated. The deposition rate showed Arrhenius behavior with an activation energy of 31Kcal/mol. And the transition temperature form amorphous to crystalline deposition was observed at 570$^{\circ}C$-580$^{\circ}C$. The strong(220) texture was observed as the deposition temperature increases. XRD analysis showed that the film texture of the as-deposited polycrystalline silicon does not change after annealing at 850$^{\circ}C$. The fabricated TFT's based on the as-deposited amorphous film showed superior electrical characteristics to those of the as-deposited polycrystalline films. It is considered that the different electrical characteristics result from the difference of flat band voltage(VS1FBT) due to the interface trap density between the gate oxide and the active channel.

Characteristics of low temperature poly-Si thin film transistor using excimer laser annealing (엑시머 레이저를 이용한 저온 다결정 실리콘 박막 트랜지스터의 특성)

  • Kang, Soo-Hee;Kim, Yong-Hoon;Han, Jin-Woo;Seo, Dae-Shik;Han, Jeong-In
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.06a
    • /
    • pp.430-431
    • /
    • 2006
  • This letter reports the fabrication of polycrystalline silicon thin-film transistors (poly-Si TFT) on flexible plastic substrates using amorphous silicon (a-Si) precursor films by sputter deposition. The a-Si films were deposited with mixture gas of argon and helium to minimize the argon incorporation into the film. The precursor films were then laser crystallized using XeCl excimer laser irradiation and a four-mask-processed poly-Si TFTs were fabricated with fully self-aligned top gate structure.

  • PDF

A Study of Thin-Film Transistor with Mg0.1Zn0.9O/ZnO Active Structure (Mg0.1Zn0.9O/ZnO 활성층 구조의 박막트랜지스터 연구)

  • Lee, Jong Hoon;Kim, Hong Seung;Jang, Nak Won;Yun, Young
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.27 no.7
    • /
    • pp.472-476
    • /
    • 2014
  • We report the characteristics of thin-film transistor (TFT) to make the bi-channel structure with stacked $Mg_{0.1}Zn_{0.9}O$ (Mg= 10 at.%) and ZnO. The ZnO and $Mg_{0.1}ZnO_{0.9}O$ thin films were deposited by radio frequency (RF) co-sputter system onto the thermally oxidized silicon substrate. A total thickness of active layer was 50 nm. Firstly, the ZnO thin films were deposited to control the thickness from 5 nm to 30 nm. Sequentially, the $Mg_{0.1}ZnO_{0.9}O$ thin films were deposited to change from 45 nm to 20 nm. The bi-layer TFT shows more improved properties than the single layer TFT. The field effect mobility and subthreshold slope for $Mg_{0.1}ZnO_{0.9}O$/ZnO-TFT are $7.40cm^2V^{-1}s^{-1}$ and 0.24 V/decade at the ZnO thickness of 10 nm, respectively.

The nonvolatile memory device of amorphous silicon transistor (비정질실리콘 박막트랜지스터 비휘발성 메모리소자)

  • Hur, Chang-Wu;Park, Choon-Shik
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.6
    • /
    • pp.1123-1127
    • /
    • 2009
  • This paper expands the scope of application of the thin film transistor (TFT) in which it is used as the switching element by making the amorphous silicon TFT with the non-volatile memory device,. It is the thing about the amorphous silicon non-volatile memory device which is suitable to an enlargement and in which this uses the additionally cheap substrate according to the amorphous silicon use. As to, the amorphous silicon TFT non-volatile memory device is comprised of the glass substrates and the gate, which evaporates on the glass substrates and in which it patterns the first insulation layer, in which it charges the gate the floating gate which evaporates on the first insulation layer and in which it patterns and the second insulation layer in which it charges the floating gate, and the active layer, in which it evaporates the amorphous silicon on the second insulation layer the source / drain layer which evaporates the n+ amorphous silicon on the active layer and in which it patterns and the source / drain layer electrode in which it evaporates on the source / drain layer.

Fabrication of an All-Layer-Printed TFT-LCD Device via Large-Area UV Imprinting Lithography

  • Lee, Seung-Jun;Park, Dae-Jin;Bae, Joo-Han;Lee, Sung-Hee;Kim, Jang-Kyum;Kim, Kyu-Young;Bae, Jung-Mok;Kim, Bo-Sung;Kim, Soon-Kwon;Lee, Su-Kwon;Kwon, Sin;Seo, Jung-Woo;Kim, Ki-Hyun;Cho, Jung-Wok;Chang, Jae-Hyuk
    • Journal of Information Display
    • /
    • v.11 no.2
    • /
    • pp.49-51
    • /
    • 2010
  • Nanoimprint lithography (NIL) using ultraviolet (UV) rays is a technique in which unconventional lithographic patterns are formed on a substrate by curing a suitable liquid resist in contact with a transparent patterned mold, then releasing the freshly patterned material. Here, various solutions are introduced to achieve sufficient overlay accuracy and to overcome the technical challenges in resist patterning via UV imprinting. Moreover, resist patterning of all the layers in TFT and of the BM layer in CF was carried out using UV imprinting lithography to come up with a 12.1-inch TFT-LCD panel with a resolution of $1280{\times}800$ lines (125 ppi).

Fabrication of excimer laser annealed poly-si thin film transistor by using an elevated temperature ion shower doping

  • Park, Seung-Chul;Jeon, Duk-Young
    • Electrical & Electronic Materials
    • /
    • v.11 no.11
    • /
    • pp.22-27
    • /
    • 1998
  • We have investigated the effect of an ion shower doping of the laser annealed poly-Si films at an elevated substrate temperatures. The substrate temperature was varied from room temperature to 300$^{\circ}C$ when the poly-Si film was doped with phosphorus by a non-mass-separated ion shower. Optical, structural, and electrical characterizations have been performed in order to study the effect of the ion showering doping. The sheet resistance of the doped poly-Si films was decreased from7${\times}$106 $\Omega$/$\square$ to 700 $\Omega$/$\square$ when the substrate temperature was increased from room temperature to 300$^{\circ}C$. This low sheet resistance is due to the fact that the doped film doesn't become amorphous but remains in the polycrystalline phase. The mildly elevated substrate temperature appears to reduce ion damages incurred in poly-Si films during ion-shower doping. Using the ion-shower doping at 250$^{\circ}C$, the field effect mobility of 120 $\textrm{cm}^2$/(v$.$s) has been obtained for the n-channel poly-Si TFTs.

  • PDF

Circuit Integration Technology of Low-Temperature Poly-Si TFT LCDs

  • Motai, Tomonobu
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.75-80
    • /
    • 2004
  • By the SOG (System-on-Glass) technology with excimer laser anneal process, the number of IC chips and the area of the mounted IC chips on the printed circuit board are reduced. In new circuit integrations on the glass substrate, we have developed D/A converter including the new capacitor array, amplifier comprising the original comparators and new display device with capturing images by integrated sensor into a pixel. This paper discusses the application of circuit integration of low-temperature poly-Si.

  • PDF