• The Transactions of the Korean Institute of Power Electronics
• /
• v.7 no.2
• /
• pp.111-120
• /
• 2002

The multi-level inverter system is very promising in ac drives, when both reduced harmonic contents and high power are required. In case of multi-level inverter system, the loss of switch devices cannot be analyzed by conventional methods. The reason is that the loss of each the switch device is different from one another unlike 2-level. In this paper, a simple and accurate method of computing conduction and switching loss is proposed for multi-level inverter system. The validity of the proposed method is proven for 3-level and 4-revel diode clamped inverter system.

• Journal of Power Electronics
• /
• v.14 no.1
• /
• pp.30-39
• /
• 2014

This paper studies a new three-level pulse-width modulation (PWM) resonant converter for high input voltage and high load current applications. In order to use high frequency power MOSFETs for high input voltage applications, a three-level DC converter with two clamped diodes and a flying capacitor is adopted in the proposed circuit. For high load current applications, the secondary sides of the proposed converter are connected in parallel to reduce the size of the magnetic core and copper windings and to decrease the current rating of the rectifier diodes. In order to share the load current and reduce the switch counts, three resonant converters with the same active switches are adopted in the proposed circuit. Two transformers with a series connection in the primary side and a parallel connection in the secondary side are adopted in each converter to balance the secondary side currents. To overcome the drawback of a wide range of switching frequencies in conventional series resonant converters, the duty cycle control is adopted in the proposed circuit to achieve zero current switching (ZCS) turn-off for the rectifier diodes and zero voltage switching (ZVS) turn-on for the active switches. Finally, experimental results are provided to verify the effectiveness of the proposed converter.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.2 no.3
• /
• pp.51-57
• /
• 1997

A new current controlled PWM technique with N.P.C structure is proposed in this paper. A current controlled PWM technique with neutral-point-clamped pulsewidth modulation inverter composed of main switching devices which operates as switches for PWM and auxiliary switching devices to clamp the output terminal potential to the neutral point potential is described. This inverter output contains less harmonic content as compared with that of a conventional current controlled PWM type. In addition, the proposed current controlled PWM technique has lower switching frequency than that of conventional current controlled PWM technique at the same current limit. Two inverters are compared analytically. The improved voltage waveform of current controlled PWM with N.P.C structure is analyzed and the performance is investigated by the computer simulation.

• Journal of Power Electronics
• /
• v.18 no.4
• /
• pp.965-974
• /
• 2018

A new zero-voltage-switching (ZVS) push-pull pulse-width modulation (PWM) converter is proposed in this paper. The wide ZVS condition for all of the switches is obtained by utilizing the energy stored in the output inductor and magnetizing inductance. As a result, the switching losses can be dramatically reduced. A simple auxiliary circuit including two small diodes and one capacitor is added at the secondary side of a high frequency (HF) transformer to reset the primary current during the circulating stage and to clamp the voltage spike across the rectifier diodes, which enables the use of low-voltage and low-cost diodes to reduce the conducting and reverse recovery losses. In addition, there are no active devices or resistors in the auxiliary circuit, which can be realized easily. A detailed steady operation analysis, characteristics, design considerations, experimental results and a loss breakdown are presented for the proposed converter. A 500 W prototype has been constructed to verify the effectiveness of the proposed concept.

• Journal of Power Electronics
• /
• v.18 no.4
• /
• pp.1015-1026
• /
• 2018

A family of dual-DC-input (DI) dual-buck inverters (DBIs) is proposed by employing a DI switching cell as the input of traditional DBIs. Three power ports, i.e. a low voltage DC input port, a high voltage DC input port and an AC output port, are provided by the proposed DI-DBIs. A low voltage DC source, whose voltage is lower than the peak amplitude of the AC side voltage, can be directly connected to the DI-DBI. This supplies power to the AC side in single-stage power conversion. When compared with traditional DBI-based two-stage DC/AC power systems, the conversion stages are reduced, and the power rating and power losses of the front-end Boost converter of the DI-DBI are reduced. In addition, five voltage-levels are generated with the help of the two DC input ports, which is a benefit in terms of reducing the voltage stresses and switching losses of switches. The topology derivation method, operation principles, modulation strategy and characteristics of the proposed inverter are analyzed in-depth. Experimental results are provided to verify the effectiveness and feasibility of the proposed DI-DBIs.

• Proceedings of the KIEE Conference
• /
• 2001.07b
• /
• pp.946-949
• /
• 2001

This paper proposes a new zero-current switching (ZCS) pulse-width modulation (PWM) switch cell that has no additional conduction loss of the main switch. In this cell, the main switch and the auxiliary switch turn on and turn off under zero current condition. The diodes commutate softly and the reverse recovery problems are alleviated. The conduction loss and the current stress of the main switch are minimized, since the resonating current for the soft switching does not flow through the main switch. Based on the proposed ZCS PWM switch cell, a new family of dc to dc PWM converters is derived. The new family of ZCS PWM converters is suitable for the high power applications employing IGBTs. Among the new family of dc to dc PWM converters, a boost converter was taken as an example and has been analyzed. Design guidelines with a design example are described and verified by experimental results from the 2.5 kW prototype boost converter operating at 40kHz.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.63 no.12
• /
• pp.1640-1648
• /
• 2014

This paper proposes a switching frequency reduction method for MMC (Modular Multilevel Converter) utilizing redundancy operation of sub-module, which can offer reduction of voltage harmonics and switching loss. The feasibility of proposed method was verified through computer simulations with PSCAD/EMTDC software. Based on simulation analysis, a hardware scaled-model of 10kVA, DC-1000V MMC was designed and manufactured in the lab. Various experiments were conducted to verify the feasibility of proposed method in the actual hardware system. The hardware scaled-model can be effectively utilized for analyzing the performance of MMC according to the modulation scheme and redundancy operation.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.9 no.2
• /
• pp.178-186
• /
• 2004

This paper proposes a two-phase RCD-PWM scheme which is much better than a three-phase RCD-PWM scheme from the standpoint of the broadening and linearizing effect of the power spectrum. To implement the proposed scheme and conventional scheme, the experiment based on the SAB-Cl67 micro-controller was executed. Based on the space vector modulation technique, the duty ratio of the pulses is calculated using the SAB-Cl67 and each of PWM pulses is located randomly in each switching interval. The power spectrum of the output voltage, output current, the d.c link current and the acoustic noise radiated from inverter drives are experimentally investigated. 1'hen, the performance of the proposed scheme was compared and discussed with the conventional scheme.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.9 no.1
• /
• pp.10-16
• /
• 2004

In this thesis, improved full wave mode ZVT(Zero-Voltage-Transition) PMW DC-DC Converters are presented to maximize the regeneration ratio of resonant energy by only putting an additional diode In series with the auxiliary switch. The operation of the auxiliary switch in a half wave mode makes it possible soft switching operation of all switches including the auxiliary switch whereas it is turned off with hard switching in conventional converter. The increase of the regeneration ratio to resonant energy results in low commutation losses and minimum voltage and current stresses. The operation principles of the improved ZVT PWM DC-DC Converters are theoretically analyzed using the boost converter topology as an example. Both theoretical analysis and experimental results verify the validity of the PWM boost converter topology with the improved full wave mode ZVT PWM converters.

• Journal of Power Electronics
• /
• v.12 no.2
• /
• pp.249-257
• /
• 2012

An interleaved PWM converter is proposed to implement the features of zero voltage switching (ZVS), load current sharing and ripple current reduction. The proposed converter includes two ZVS converters with a common clamp capacitor. With the shared capacitor, the charge balance of the two interleaved parts is automatically regulated under input voltage and load variations. The active-clamping circuit is used to realize the ZVS turn-on so that the switching losses on the power switches are reduced. The ZVS turn-on of all of the switching devices is achieved during the transition interval. The interleaved pulse-width modulation (PWM) operation will reduce the ripple current and the size of the input and output capacitors. The current double rectifier (CDR) is adopted in the secondary side to reduce output ripple current so that the sizes of the output chokes and capacitor are reduced. The circuit configuration, operation principles and design considerations are presented. Finally experimental results based on a 408W (24V/17A) prototype are provided to verify the effectiveness of the proposed converter.