• Journal of the Korean Institute of Telematics and Electronics
• /
• v.17 no.5
• /
• pp.36-42
• /
• 1980

In this study, multi-microprocessors system in which slave microprocessor is conrlected with master microprocessor bus through the DMA controller is designed by the use of four 8085 CPU. A high degree of processing efficiency could be obtained by making this system work parallel processing. The result of measuring relat ions bet ween working microproressor and system throughput was 70-80 percents lower than ideal value Master microprocessor takes charge of resource allocation and scheduling, common memory assigns communication between microprocessors and a store of common data. The met hod of detecting Pa rallelism from source Program composed by series is also suggested.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.4
• /
• pp.1296-1308
• /
• 2014

This paper presents a new zero voltage switching (ZVS) converter for medium power and high input voltage applications. Three three-level pulse-width modulation (PWM) circuits with the same power switches are adopted to clamp the voltage stress of MOSFETs at $V_{in}/2$ and to achieve load current sharing. Thus, the current stresses and power ratings of transformers and power semiconductors at the secondary side are reduced. The resonant inductance and resonant capacitance are resonant at the transition interval such that active switches are turned on at ZVS within a wide range of input voltage and load condition. The series-connected transformers are adopted in each three-level circuit. Each transformer can work as an inductor to smooth the output current or a transformer to achieve the electric isolation and power transfer. Thus, no output inductor is needed at the secondary side. Three center-tapped rectifiers connected in parallel are used at the secondary side to achieve load current sharing. Compared with the conventional parallel three-level converters, the proposed converter has less switch counts. Finally, experiments based on a 1.44kW prototype are provided to verify the operation principle of proposed converter.

• Journal of Korean Institute of Industrial Engineers
• /
• v.35 no.4
• /
• pp.257-265
• /
• 2009

This paper considers the hybrid flow shop scheduling problem for the objective of minimizing the number of tardy jobs. In hybrid flow shops, each job is processed through multiple production stages in series, each of which has multiple identical parallel machines. The problem is to determine the allocation of jobs to the parallel machines at each stage as well as the sequence of the jobs assigned to each machine. Due to the complexity of the problem, we suggest search heuristics, tabu search and simulated annealing algorithms with a new method to generate neighborhood solutions. In particular, to evaluate and select neighborhood solutions, three surrogate objectives are additionally suggested because not much difference in the number of tardy jobs can be found among the neighborhoods. To test the performances of the surrogate objective based search heuristics, computational experiments were performed on a number of test instances and the results show that the surrogate objective based search heuristics were better than the original ones. Also, they gave the optimal solutions for most small-size test instances.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2004.05a
• /
• pp.442-446
• /
• 2004

KOMPSAT series use software-controlled unregulated bus system in which the main bus is directly connected to a battery and the duty-ratio for PWM switch is controlled by the on-board satellite software. This paper proposes a new power-stage circuit that can be available for modularization of the power regulator which is used at the software-controlled unregulated bus system satellite. And we analyze the proposed power-stage operation according to its operating modes and verify it by performing software simulation and hardware experiment using prototype. We constructs a parallel-module converter which is composed of proposed power-stages and perform experiment to verify modular characteristics of the proposed power-stage. Finally, we verify the usefulness of the proposed power-stage by comparing above results with those of a parallel-module converter made of conventional power-stages.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.18-19
• /
• 2017

This paper shows the design of the high voltage capacitor charger which using a modified series parallel resonant converter. The used silicon carbide Metal-Oxide Semiconductor Field Effect Transistor (SiC MOSFET) is proper for the few hundred kHz of high switching frequency to overcome the bulk resonant inductor and snubber capacitors. Furthermore, to increase the amount of the charging current, three phase delta transformer is used as well as the secondary sides are connected in parallel. In this paper, the design procedure of the high voltage capacitor charger is suggested and the output power is verified by the experimental results with the rated resistor load.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.4
• /
• pp.371-377
• /
• 2006

Cold cathode fluorescent lamps (CCFL) show complex characteristics, which make it difficult to drive them in parallel. In this paper, a multi-lamp driving scheme is proposed to drive multiple lamps for LCD back light to reduce output current unbalance. This propose system is composed of parallel CCFLs, series transformers. The driving system adopts only one backlight inverter to drive multi cold cathode fluorescent lamps (CCFL). Moreover the circuit introduces a multi-lamp driving transformer to reduce lamp-current imbalance. The validity of the proposed scheme is confirmed by the simulated and experimental results.

• Industrial Engineering and Management Systems
• /
• v.4 no.1
• /
• pp.94-101
• /
• 2005

This paper presents the first known application of a meta-heuristic algorithm, variable neighbourhood descent (VND), to the redundancy allocation problem (RAP). The RAP, a well-known NP-hard problem, has been the subject of much prior work, generally in a restricted form where each subsystem must consist of identical components. The newer meta-heuristic methods overcome this limitation and offer a practical way to solve large instances of the relaxed RAP where different components can be used in parallel. The variable neighbourhood descent method has not yet been used in reliability design, yet it is a method that fits perfectly in those combinatorial problems with potential neighbourhood structures, as in the case of the RAP. A variable neighbourhood descent algorithm for the RAP is developed and tested on a set of well-known benchmark problems from the literature. Results on 33 test problems ranging from less to severely constrained conditions show that the variable neighbourhood descent method provides comparable solution quality at a very moderate computational cost in comparison with the best-known heuristics. Results also indicate that the VND method performs with little variability over random number seeds.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.60 no.4
• /
• pp.880-884
• /
• 2011

The matrix-type superconducting fault current limiter (MSFCL) consists of the trigger and current-limiting parts. The trigger part with reactors connected in parallel improves the quenching characteristics by applying the external magnetic field into the superconducting units. The current-limiting part with superconducting units connected in parallel and shunt reactors connected in series limit the fault current when the fault occurs. We developed the integrated reactor with the trigger and the current-limiting parts to apply high external magnetic field into the superconducting units. This was composed of a superconducting unit for the trigger part and two superconducting units for the current-limiting parts. We confirmed that the external magnetic field generated in the MSFCL with an integrated reactor was larger than that of the MSFCL with the separated reactors. So the differences of voltages generated between superconducting units were decreased in the difference according to the increment of the applied voltage. The whole magnitude of the SFCL was reduced because the volume of an integrated reactor could be reduced by one-third than that of the separated reactors. We confirmed that the critical behavior between the superconducting units in the MSFCL with an integrated reactor was more improved than that of the MSFCL with the separated reactors.

• Journal of Internet Computing and Services
• /
• v.20 no.3
• /
• pp.85-92
• /
• 2019

In this paper, we extract the quantitative relation data of activities from the workflow event log file recorded in the XES standard format and connect them to rediscover the workflow process model. Extract the workflow process patterns and proportions with the rediscovered model. There are four types of control-flow elements that should be used to extract workflow process patterns and portions with log files: linear (sequential) routing, disjunctive (selective) routing, conjunctive (parallel) routing, and iterative routing patterns. In this paper, we focus on four of the factors, disjunctive routing, and conjunctive path. A framework implemented by the authors' research group extracts and arranges the activity data from the log and converts the iteration of duplicate relationships into a quantitative value. Also, for accurate analysis, a parallel process is recorded in the log file based on execution time, and algorithms for finding and eliminating information distortion are designed and implemented. With these refined data, we rediscover the workflow process model following the relationship between the activities. This series of experiments are conducted using the Large Bank Transaction Process Model provided by 4TU and visualizes the experiment process and results.

• Wind and Structures
• /
• v.28 no.6
• /
• pp.355-367
• /
• 2019

Control of horseshoe vortex in the circular cylinder-plate juncture using vortex generator (VG) was studied at $Re_D$(where D is the diameter of the cylinder) = $2.05{\times}10^5$. Impact of a number of parameters e.g., the shape of the VG's, number of VG pairs (n), spacing between the VG and the cylinder leading edge (L), lateral gap between the trailing edges of a VG pair (g), streamwise gap between two VG pairs ($S_{VG}$) and the spacing between the two VG's in parallel arrangement ($Z_{VG}$) etc. were investigated on the horseshoe vortex control. The study is conducted using surface oil flow visualization and surface pressure measurements in low speed wind tunnel. It is observed that all the parameters studied have significant control effect, either by reduction in separation region or by lowering the adverse pressure along the symmetric axis upstream of the juncture.