• Title/Summary/Keyword: Process Flow Graph

Search Result 51, Processing Time 0.023 seconds

Automatic STG Derivation with Consideration of Special Properties of STG-Based Asynchronous Logic Synthesis (신호전이그래프에 기반한 비동기식 논리합성의 고유한 특성을 고려한 신호전이그래프의 자동생성)

  • Kim, Eui-Seok;Lee, Jeong-Gun;Lee, Dong-Ik
    • The KIPS Transactions:PartA
    • /
    • v.9A no.3
    • /
    • pp.351-362
    • /
    • 2002
  • Along with an asynchronous finite state machine, in short AFSM, a signal transition graph, in short STG, is one of the most widely used behavioral description languages for asynchronous controllers. Unfortunately, STGs are not user-friendly, and thus it is very unwieldy and time consuming for system designers to conceive and describe manually the behaviors of a number of asynchronous controllers which constitute an asynchronous control unit for a target system in the form of STGs. In this paper, we suggest an automatic STG derivation method through a process-oriented method. Since the suggested method considers special properties of STG-based asynchronous logic synthesis very carefully, asynchronous controllers which are synthesized from STGs derived through the suggested method are superior in aspects of area, synthesis time, performance and implementability compared to those obtained through previous methods.

Design of Low Voltage Transconductor for Fully Differential Gm-C Filter (완전 차동 Gm-C 필터를 위한 저전압 트랜스컨덕터 설계)

  • Choi, Seok-Woo;Kim, Sun-Hong;Yun, Chang-Hun
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.56 no.2
    • /
    • pp.424-427
    • /
    • 2007
  • A fully differential transconductor using the series composite transistor is proposed. Simulation results show that THD is less than 1.2% for the differential input signal of up to $1.5V_{p-p}$ when the input signal frequency is 10MHz. i he proposed transconductor is used to design a third-order elliptic Gm-C lowpass filter with 138kHz cutoff frequency for ADSL Tx filter. The design procedure is based on signal flow graph(SFG) of a doubly-terminated LC ladder filter by means of fully differential transconductors and capacitors. The filter is fabricated and measured with a $0.35{\mu}m$ CMOS process.

Graph Based Detection Method Of Business Process Anomalies (그래프 기반의 비즈니스 프로세스 이상현상 검증 방법)

  • Park, Chan-Hee;Tak, Kyung-Hyun;Kim, Jae-Hyung;Son, Jin-Hyun
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2007.10b
    • /
    • pp.226-231
    • /
    • 2007
  • 최근 비즈니스 프로세스가 복잡해짐에 따라, 비즈니스 프로세스를 설계 한 후 실행하는 과정에서 예상치 못한 문제들이 발생할 가능성 또한 높아지고 있다. 예상치 못한 문제의 발생은 막대한 비용 및 인적자원의 손실을 초래하기 때문에, 설계 된 비즈니스 프로세스는 엔진에 의해 실행되기 전에 다양한 방법으로 검증을 받아야 한다. 본 논문은, BPMN으로 설계된 비즈니스 프로세스의 컨트롤 플로우(Control Flow)에 대한 이상현상 중 데드락과 동기화의 부족에 대한 검증을 목적으로 한다. 데드락과 동기화의 부족은 Split 게이트웨이와 Join 게이트웨이의 종류에 따른 의미적 차이에 의해 발생한다. 본 논문에서는 비즈니스 프로세스를 방향성 그래프로 변환함으로써 Split 게이트웨이와 쌍을 이루는 Join 게이트웨이를 찾을 것을 제안하며, 찾아낸 (Split,Join)쌍은 컨트롤 플로우 검증 테이블을 이용하여 이상현상을 검증한다.

  • PDF

Verification for transcription of spherical radius and prediction of birefringence in injection molding optical lens (초정밀 광학렌즈의 복굴절 예측과 금형 전사성)

  • Ohmori Hitoshi;Kwak Tae Soo
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.22 no.6 s.171
    • /
    • pp.55-60
    • /
    • 2005
  • This paper has been focused in developing of plastic lens with ultra-precision and low birefringence ability using by injection molding simulation tools. The simulation tools, $3D-Timon^{TM}\;and\;Asu-Mold^{TM}$ were applied to visualize indirectly the flow pattern of melted polymer enter the mould and the simulation results are verified as compared with the experimental results. Birefringence and polarized light generated in injection molding process was also calculated for each injection conditions and compared with .the pictures of experimented optical lens go through the polarized light plates device. A spherical radius of plastic optical lens transcribed from profile of mould core surface was measured to estimate the geometrical accuracy fer the each injection conditions. It is confirmed that the simulation results about flow pattern and polarized light area coincided in experimental results. It is known that increasing in thickness shrinkage at center of lens, the spherical radius is larger from comparing the graph measured spherical radius and the thickness shrinkage at center of lens

Development of a Web-based Information System for Rural Settlement Environment Diagnosis (웹기반의 농촌정주환경진단 정보시스템 개발)

  • Bae, Seung-Jong;Kim, Dae-Sik;Kim, Tae-Gon
    • Journal of Korean Society of Rural Planning
    • /
    • v.16 no.3
    • /
    • pp.117-129
    • /
    • 2010
  • The purpose of this paper is to develop a web-based information system for rural settlement environment diagnosis which is useful to apply the village based evaluation for new rural development projects. To achieve this purpose, this study performed : 1) analyzing the business process in the field of rural settlement environment diagnosis, 2) designing the data flow diagram and the database based on settlement environment diagnostic indices(SEDI), and 3) developing the system using APM (Apache, PHP, and MySQL) of web-system development environment. The developed system was applied to the study rural villages for testing of efficient and logical working. Users of the system, such as, researchers, decision makers, and rural residents, can input directly the village data to diagnose through a file format of Excel in MS Office. Futhermore, they can analyze the visual results with graphic and graph types, simultaneously. From the results of this study, it showed that the developed system enables decision-makers not only to assist the planning process of the rural village development project, but also to improve the level of information technology in the research and planning field concerning with rural development.

Parts grouping by a hierarchical divisive algorithm and machine cell formation (계층 분리 알고리즘에 의한 부품 그룹핑 및 셀 구성)

  • Lee, Choon-Shik;Hwang, Hark
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1991.10a
    • /
    • pp.589-594
    • /
    • 1991
  • Group Technology (GT) is a technique for identifying and bringing together related or similar components in a production process in order to take advantage of their similarities by making use of, for example, the inherent economies of flow production methods. The process of identification, from large variety and total of components, of the part families requiring similar manufacturing operations and forming the associated groups of machines is referred as 'machine-component grouping'. First part of this paper is devoted to describing a hierarchical divisive algorithm based on graph theory to find the natural part families. The objective is to form components into part families such that the degree of inter-relations is high among components within the same part family and low between components of different part families. Second part of this paper focuses on establishing cell design procedures. The aim is to create cells in which the most expensive and important machines-called key machine - have a reasonably high utilization and the machines should be allocated to minimize the intercell movement of machine loads. To fulfil the above objectives, 0-1 integer programming model is developed and the solution procedures are found. Next an attempt is made to test the feasibility of the proposed method. Several different problems appearing in the literature are chosen and the results air briefly showed.

  • PDF

Implementation of Java Bytecode Framework (자바 바이트코드 프레임워크 구현)

  • Kim, Ki-Tae;Kim, Je-Min;Yoo, Weon-Hee
    • The Journal of the Korea Contents Association
    • /
    • v.10 no.3
    • /
    • pp.122-131
    • /
    • 2010
  • In this paper, we design and implement CTOC, a new bytecode analysis and translation tool. We also propose E-Tree, a new intermediate code, to efficiently deal with intermediate codes translated from bytecodes. E-Tree is expressed in a tree form by combining relevant bytecode instructions in basic blocks of eCFG to overcome the weaknesses of bytecodes such as complexity and analytical difficulty. To demonstrate the usefulness and possible extensibility of CTOC, we show the creation process of eCFG and E-Tree through practical bytecode analysis and translation and shows the optimization process of a bytecode program as an example of possible extensibility.

A Method of Test Case Generation Using BPMN-Based Path Search (BPMN 기반 경로 탐색을 이용한 테스트 케이스 생성 기법)

  • Park, JeJun;Kang, DongSu
    • KIPS Transactions on Software and Data Engineering
    • /
    • v.6 no.3
    • /
    • pp.125-134
    • /
    • 2017
  • The SOA (Service Oriented Architecture) based softwares are escalated because of quickly coping with business requirement. SOA can not apply to existing test method because of loosely coupled service and massage exchange architecture. In this paper, we suggest a method of test case generation using BPMN (Business Process Model and Notation). First we model processes, then make Business Flow Graph (BFG). After searching the euler path through symmetrized BFG about input and output degrees, we generate test cases. A method of test case generation using BPMN can apply at SOA-based system, and reduce the number of test cases.

Design for Deep Learning Configuration Management System using Block Chain (딥러닝 형상관리를 위한 블록체인 시스템 설계)

  • Bae, Su-Hwan;Shin, Yong-Tae
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.14 no.3
    • /
    • pp.201-207
    • /
    • 2021
  • Deep learning, a type of machine learning, performs learning while changing the weights as it progresses through each learning process. Tensor Flow and Keras provide the results of the end of the learning in graph form. Thus, If an error occurs, the result must be discarded. Consequently, existing technologies provide a function to roll back learning results, but the rollback function is limited to results up to five times. Moreover, they applied the concept of MLOps to track the deep learning process, but no rollback capability is provided. In this paper, we construct a system that manages the intermediate value of the learning process by blockchain to record the intermediate learning process and can rollback in the event of an error. To perform the functions of blockchain, the deep learning process and the rollback of learning results are designed to work by writing Smart Contracts. Performance evaluation shows that, when evaluating the rollback function of the existing deep learning method, the proposed method has a 100% recovery rate, compared to the existing technique, which reduces the recovery rate after 6 times, down to 10% when 50 times. In addition, when using Smart Contract in Ethereum blockchain, it is confirmed that 1.57 million won is continuously consumed per block creation.

Static Single Assignment Form for Java Bytecodes in CTOC (CTOC에서 자바 바이트코드를 위한 정적 단일 배정 형태)

  • Kim, Ki-Tae;Yoo, Weon-Hee
    • The KIPS Transactions:PartD
    • /
    • v.13D no.7 s.110
    • /
    • pp.939-946
    • /
    • 2006
  • Although the Java bytecode has numerous advantages, there are also shortcomings such as slow execution speed and difficulty in analysis. In order to overcome such disadvantages, bytecode analysis and optimization must be performed. We implements CTOC for optimized codes. An extended CFG must be first created in order to analyze and optimize a bytecode. Due to unique bytecode properties, the existing CFG must be expanded according to the bytecode. Furthermore, the CFG must be converted into SSA Form for a static analysis, for which calculation is required for various information such as the dominate relation, dominator tree, immediate dominator, $\phi$-function, rename, and dominance frontier. This paper describes the algorithm and the process for converting the existing CFG into the SSA From. The graph that incorporates the SSA Form is later used for type inference and optimization.