• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.54 no.2
• /
• pp.116-123
• /
• 2005

Chirp spread spectrum method using both time and frequency component is fit to time varying channel such as powerline channel. The used chirp symbol based on the CEBus standard is the unit symbol which sweeps from 100kHz to 380kHz over a 25㎲. To evaluate the performance of between Chirp-SS and DSSS, we measured the bit error rate under Gaussian channel. Simulation result is shown that Chirp-SS has a about 3[dB] gain of SNR than DSSS. To verify the performance of implemented modem, it is made up the powerline channel environment. After adding several noises to it, we examined the receiving status of modem. The implemented modem is able to receive the signal over the powerline channel with having several noises and capacitive loads.

• The Journal of Information Technology
• /
• v.8 no.3
• /
• pp.25-33
• /
• 2005

This paper describe a method for measuring line impedance as a function of frequency for an energized powerline in normal operation. A small sinusoidal signal of a powerline communication utility frequency 30khz$\sim$1Mhz band is continuously injected into the line, and a implemented impedance analyzer calculates the indoor powerline channel impedance from the measured magnitude and phase of resulting voltage and current. The impedance measurement is executed over a range of frequencies to produce a wideband impedance versus frequency characteristic. Implemented impedance analyzer can analysis powerline communication environments measuring line impedance due to load caused in indoor. And measured analysis information through the database can use to evaluate performance of modem and to decide test environment standard.

• Proceedings of the IEEK Conference
• /
• 2000.06a
• /
• pp.77-80
• /
• 2000

In this paper, we implemented the voice modem using the multicarrier DS-CDMA in powerline channels. Both TMS320C5402 of Texas Instrument and FPGA FLEX 10K EPF10K100ARC240 of ALTERA are used to realize the proposed system. For robustness in the powerline channel, we used multicarrier DS-CDMA modulation, convolutional encoding/Viterbi decoding, and interleaving. Finally, we showed satisfactory performance in the laboratory experiment.

• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.53 no.5
• /
• pp.345-352
• /
• 2004

Currently, high data rate PLC(Power Line Communications), up to 100 Mbps, which use frequency bandwidth between 2 MHz and 30 MHz is investigated very hard, and commercial PLC modem for low voltage powerline network (indoor) is coming soon into communication market. For the purpose of developing a fit communication system which has little distortion of signal and attenuation, it is surely necessary to know about channel environments of powerline. Especially, the impedance measurement of the powerline and impedance matching are very important. As is known, since medium-voltage powerline (22.9 ㎸) is still working, it is not so simple to measure the powerline impedance. In our study, a portable impedance measurement equipment is developed. It consists of coupling capacitor, a drain coil and impedance matching transformer. The equipment is easily connected to medium voltage line and impedance of power line is measured using a network analyzer. Also, measurement results are used for impedance matching of PLC signal. In fact, matching transformer with several different impedances are used. The matching transformer is connected between coupling capacitor and signal port. In this paper, the developed portable impedance measurement equipment and impedance measurement results are presented. Also impedance matching technique using matching transformers will be explained. We showed the result of the improved performance by the impedance matching.

• Journal of the Institute of Electronics Engineers of Korea TE
• /
• v.42 no.3
• /
• pp.39-44
• /
• 2005

In this paper, we use the 5-ary frequency shift keying method for robust powerline communication. To transmit the data by the 3-ary carrires among 5-ary carrirers and three carriers are 115kHz, 120kHz and 125kHz. Each time of three carrires is 0.33ms and total transmitting time duration from zero crossing point has 1ms. We use the dummy carriers which are 50kHz and 350kHz for monitoring the powerline channel state, dummy signal duration is received during 1ms. Experimentation result is shown that the implemented PLC transceiver has better than chirp transceiver at the capacitive load testing in spite of low transmission power.

• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.51 no.5
• /
• pp.197-202
• /
• 2002

In this paper, the characteristics of the household AC power line network is analyzed for the low bit rate powerline communication (PLC) in the frequency range from 10㎑ to 450㎑ The PLC channel transfer characteristics including its characteristic impedance are derived based on the network topology which is constructed with the household power lines loaded with the various types of electric apparatus. Both the distributed circuit analysis and the lumped circuit model based analysis are applied for the characterization of the PLC channel and the results are compared by the computer simulations. The analysis illustrates very well the adverse effects caused by the loading of electric apparatus and as well those casued by the reflection of wavers in the household AC Power line communication network.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.4A
• /
• pp.325-329
• /
• 2007

In this paper, the modem based on EIA-709.2-A PL of powerline communication techniques which are considered to be important technologies for in-home control network systems was implemented via VHDL. In order to have the robust properties against existing noises over powerline channels, the information data using eight symbols was transmitted by transmitter and the receiver is composed of matched filter, averager, decision and detection parts in order to detect the right data from the received signals. The implemented PLC transceiver was downloaded into Altera's EP1S25C672 FPGA and the operation was verified successfully.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.42 no.11
• /
• pp.79-86
• /
• 2005

This paper describe a method for measuring line impedance as a function of frequency for an energized powerline in normal operation. A small sinusoidal signal of a powerline communication utility frequency $30khz\~1Mhz$ band is continuously injected into the line, and a implemented impedance analyzer calculates the indoor powerline channel impedance from the measured magnitude and phase of resulting voltage and current. The impedance measurement is executed over a range of frequencies to produce a wideband impedance versus frequency characteristic. Implemented impedance analyzer can analysis powerline communication environments measuring line impedance due to load caused in indoor. And measured analysis information through the database can use to evaluate performance of modem and to decide test environment standard.

• Proceedings of the KIEE Conference
• /
• 2000.07a
• /
• pp.558-560
• /
• 2000

The role of power line is not limited to providing electrical power. Power line fumed out to be an candidate to cope with the existing communication channels. It is need to be measured the properties of power line as communication channels, before successful communication system is possible. This paper presents the characteristics of power line noise and attenuation measurements in the frequency range of $0{\sim}10$ MHz, and then suggests applicable communication techniques in brief. Power line channel is configured in our laboratory and the length of it is 250 meters.

• Proceedings of the IEEK Conference
• /
• 2003.11c
• /
• pp.369-373
• /
• 2003

As most of the powerline modems use spread spectrum modulation method which has strong immunity against the narrowband fading, or psk modulation method, the amplitude of the signal contains no useful informations. In this paper, we used class D amplifier to implement the drive circuit of the analog front end, and showed that it has great superiority over other existing drive circuits in rapidly impedance changing powerline channel.