• The Transactions of the Korean Institute of Power Electronics
• /
• v.6 no.2
• /
• pp.180-190
• /
• 2001

In this paper, a method of reducing torque ripples caused by phase winding inductances in BLDCM(Brushless DC Motor) drives is presented. In order to compensate the inductive current delays, commutation angle is controlled by the value compensating angle varied in accordance with rotational speed. Using the microprocessor AVR 8515, the proposed compensator is implemented and experiments are done with a 4-pole 3-phase BLDCM. The results show the remarkable reduction of torque ripple at whole speed ranges.

• Proceedings of the KIEE Conference
• /
• 2005.07b
• /
• pp.1480-1482
• /
• 2005

The major causes of power quality deterioration are harmonic current through semiconductor switching device, due to use of nonlinear loads such as diodes rectifier or thyristor rectifiers. In response to this concerns, this paper presents a new control method of single-phase active power filter(APF) for the compensation of harmonic current components in nonlinear loads. In order to make the complex calculation to be possible, the single-phase system that has two phases was made by constructing a imaginary second-phase giving time delay to load currents. In the conventional method, a imaginary-phase lagged to the load current T/4(here T is the fundamental cycle) was made. But in this proposed method, the new signal, which has the delayed phase through the filter, using the phase-delay property of low-pass filter, was used as the second phase. As this control method is applied to the system of single phase, an instantaneous calculation was done rather by using the rotating reference frames that synchronizes with source-frequency than by applying instantaneous reactive power theory that uses the conventional fixed reference frames.

• Journal of Power Electronics
• /
• v.10 no.3
• /
• pp.262-269
• /
• 2010

This paper proposes a practical design for a Cascaded H-Bridge Multilevel (CHBM) inverter based on Power Electronics Building Blocks (PEBB) and high performance control to improve current control and increase fault tolerance. It is shown that the expansion and modularization characteristics of the CHBM inverter are improved since the individual inverter modules operate more independently, when using the PEBB concept. It is also shown that the performance of current control can be improved with voltage delay compensation and the fault tolerance can be increased by using unbalance three-phase control. The proposed design and control methods are described in detail and the validity of the proposed system is verified experimentally in various industrial fields.

• Proceedings of the KIEE Conference
• /
• 2001.04a
• /
• pp.244-246
• /
• 2001

In a full digital implementation of a current regulator, the voltage output is inevitably delayed due to arithmetic calculation and PWM. In case of the synchronous frame current regulator, the time delay is accompanied by the rotation of frame. In some applications in which the ratio of sampling frequency to output frequency is not high enough, such as high power drive or super high-speed drive, it is known that the effect of rotation of frame during the delay time causes phase and magnitude error in the voltage output. The error degrades the dynamic performance and can bring about the instability of current regulator at high speed. It is also intuitively known that advancing the phase of voltage output can mitigate the instability. In this paper, the instability problems are studied analytically and a compensation method for the error has been proposed. By means of computer simulation and complex root locus analysis, comparative study with conventional methods is carried out and the effectiveness of proposed method is verified.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.24 no.3
• /
• pp.215-227
• /
• 2019

Grid-connected inverters should satisfy a certain level of total harmonic distortion (THD) to meet harmonics standards, such as IEEE 519 and P1547. The output quality of an inverter is typically degraded due to grid voltage harmonics, dead time effects, and the device's turn-on/turn-off delay, which all contribute to increasing the THD value of the output. The use of a harmonic controller is essential to meet the required THD value for inverter output under a distorted grid condition. In this study, an improved feedforward harmonic compensation method is proposed to effectively eliminate low-order harmonics in the inverter current to the grid. In the proposed method, harmonic components are directly compensated through feedforward terms generated by the proportional resonant controller with the grid current in a stationary frame. The proposed method is simple to implement but powerful in eliminating harmonics from the output. The effectiveness of the proposed method is verified through simulation using PSIM software and experiments with a 5 kW single-phase grid-connected inverter.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.22 no.4
• /
• pp.683-690
• /
• 2018

In this paper, a new signal processing technique is proposed for calibrating gain, phase, delay offsets in array antenna based anti-jamming minimum variance distortionless response (MVDR) global-positioning-system (GPS) receivers. The proposed technique estimates gain, phase and delay offsets across the antennas, and compensates for the offsets based on the estimates. A pilot signal with good correlation characteristics is used for accurate estimation of the gain, phase and delay offsets. Based on the cross-correlation, the delay offset is first estimated and then gain/phase offsets are estimated. For fine delay offset estimation and compensation, an interpolation technique is used, and specifically, the discrete Fourier transform (DFT) is employed for the interpolation technique to reduce the computational complexity. The proposed technique is verified through computer simulation using MATLAB. According to the simulation results, the proposed technique can reduce the gain, phaes and delay offset to 0.01 dB, 0.05 degree, and 0.5 ns, respectively.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.20 no.10
• /
• pp.1061-1070
• /
• 2009

In this paper, we have designed TDL(True-time Delay Line) for eliminating beam-squint occurring in active phased array antenna with large electrical size operated in wide bandwidth, and have tested its electrical performance. The proposed TDL device is composed of 4-bit microstrip delay line structure and MMIC amplifier for compensation of the delay-line loss. The measured results of gain and phase versus delay state satisfy the electrical requirements, also P1dB output power and noise figure meet the requirement. To verify the performance of fabricated TDL, we have simulated the beam patterns of wide-band active phased array antenna using the measured results and have certified the beam pattern compensation performance. As a result of simulated beam pattern compensation with respect to the 675.8 mm size antenna which is operated in X-band, 800 MHz bandwidth, we have reduced the beam squint error of ${\pm}1^{\circ}$ with ${\pm}0.1^{\circ}$. So this TDL module is able to be applied to active phase array antenna system.

• Journal of Power Electronics
• /
• v.9 no.2
• /
• pp.232-242
• /
• 2009

In this paper, a matrix converter with improved low frequency output performance is proposed by achieving a one-step commutation owing to a general commutation circuit applicable to n-phase to m-phase matrix converters. The commutation circuit consists of simple resister and capacitor components, leading to a very stable, reliable and robust operation. Also, it requires no extra sensing information to achieve commutation, allowing for a one-step commutation like a conventional dead time commutation. With the dead time commutation strategy applied, the distortion caused by commutation delay is analyzed and compensated, therefore leading to better output linear behavior. In this paper, detailed commutation procedures of the R-C commutation circuit are analyzed. A selection of specific semiconductor switches and commutation circuit components is also provided. Finally, the effectiveness of the proposed commutation method is verified through a two-phase to single-phase matrix converter and the feasibility of the compensation approach is shown by an open loop space vector modulated three-phase matrix converter with a passive load.

• Journal of Power Electronics
• /
• v.17 no.2
• /
• pp.389-397
• /
• 2017

A control scheme for stand-alone inverters that utilizes an inductor current observer (ICO) is proposed. The proposed method measures disturbance load currents using a current sensor and it estimates the inductor current using the ICO. The filter parameter mismatch effect is analyzed to confirm the ICO's controllability. The ICO and controllers are designed in a continuous-time domain and transferred to a discrete-time domain with a digital delay. Experimental results demonstrate the effectiveness of the ICO using a 5-kVA single-phase stand-alone inverter prototype. The experimental results demonstrate that the observed current matches the actual current and that the proposed method can archive a less than 2.4% total harmonic distortion (THD) sinusoidal output waveform under nonlinear load conditions.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.51 no.5
• /
• pp.249-257
• /
• 2002

In this paper, a novel control scheme compensating source voltage unbalance and harmonic currents for the combined system of series active and shunt passive power filter is proposed, where no low/high-pass filters are used in deriving the reference voltage for compensation. The phase angle and the reference voltages compensating for harmonic current and unbalanced voltage are derived from the positive sequence component of the unbalanced voltage set, which is simply obtained by using digital all-pass filters. In order to remove the phase delay in generating the reference voltage for compensation, the reference of 5th and 7th harmonic components is predicted one-sampling ahead. The validity of the proposed scheme has been verified for 3[kVA] proto-type active power filter system.