• Title/Summary/Keyword: Parity

Search Result 1,099, Processing Time 0.036 seconds

The Study of Mother역s Nursing Need and Perceived Her Role During Puerperium Period (산욕기 산모의 어머니 역할에 대한 인식과 간호요구에 대한 연구)

  • 이경혜
    • Journal of Korean Academy of Nursing
    • /
    • v.12 no.2
    • /
    • pp.67-79
    • /
    • 1982
  • The purpose of this study was undertaken to determine the nursing need of mother herself and her baby in puerperium period at home alone with percevied her role. It was hoped that this nursing information would help nurses plan effective for their nursing care. This study involved 100 postpartum mothers and the period for data collection was from May to July, 1982. The results of study were as follows; 1. The mother's mean age of 27.45, more than half of mother's was high school graduate, most of the mother have their religion, 78.4% was housewives, and 21.6% have occupation, Their mean marriage period was 30.2 years, 61% was nuclear family with 4.2 family members and primipara was higher then multipara. 2. Most mothers showed that positive attitude for their delivery and perceived higher their mother's role. 3. Mother showed more nursing need about infant(for example, bathing, meaning of crying) than herself. 4. There was a positive correlation between mother's education, wether or not their occupation, marriage periode, parity and mother's role and their nursing need.

  • PDF

On Combining Chase-2 and Sum-Product Algorithms for LDPC Codes

  • Tong, Sheng;Zheng, Huijuan
    • ETRI Journal
    • /
    • v.34 no.4
    • /
    • pp.629-632
    • /
    • 2012
  • This letter investigates the combination of the Chase-2 and sum-product (SP) algorithms for low-density parity-check (LDPC) codes. A simple modification of the tanh rule for check node update is given, which incorporates test error patterns (TEPs) used in the Chase algorithm into SP decoding of LDPC codes. Moreover, a simple yet effective approach is proposed to construct TEPs for dealing with decoding failures with low-weight syndromes. Simulation results show that the proposed algorithm is effective in improving both the waterfall and error floor performance of LDPC codes.

Model-Free Hybrid Fault Detection and Isolation For UAV Inertial Measurement Sensors (무인기 관성측정 센서의 비모델 복합 고장진단기법)

  • Kim, Seung-Keun;Kim, You-Dan
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.11 no.3
    • /
    • pp.200-206
    • /
    • 2005
  • In this paper, a redundancy management system for aircraft is studied, and FDI (Fault Detection and Isolation) algorithm of inertial sensor system is proposed. UAV system cannot allow triple or quadruple hardware redundancy due to the limitations on space and weight. In the UAV system with dual sensors, it is very difficult to identify the faulty sensor. Also, conventional FDI method cannot isolate multiple faults in a triple redundancy system. In this paper, hardware based FDI technique is proposed, which combines a parity equation approach with the wavelet based technique, which is a model-free FDI method. To verify the effectiveness of the proposed FDI method, numerical simulations are performed.

Implementation of Hybrid Neural Network for Improving Learning ability and Its Application to Visual Tracking Control (학습 성능의 개선을 위한 복합형 신경회로망의 구현과 이의 시각 추적 제어에의 적용)

  • 김경민;박중조;박귀태
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.32B no.12
    • /
    • pp.1652-1662
    • /
    • 1995
  • In this paper, a hybrid neural network is proposed to improve the learning ability of a neural network. The union of the characteristics of a Self-Organizing Neural Network model and of multi-layer perceptron model using the backpropagation learning method gives us the advantage of reduction of the learning error and the learning time. In learning process, the proposed hybrid neural network reduces the number of nodes in hidden layers to reduce the calculation time. And this proposed neural network uses the fuzzy feedback values, when it updates the responding region of each node in the hidden layer. To show the effectiveness of this proposed hybrid neural network, the boolean function(XOR, 3Bit Parity) and the solution of inverse kinematics are used. Finally, this proposed hybrid neural network is applied to the visual tracking control of a PUMA560 robot, and the result data is presented.

  • PDF

The Study of LDPC for Railroad Signal control system by Using GPU (GPU를 이용한 철도신호에서의 LDPC 적용에 관한 연구)

  • Park, Joo-Yul;Kim, Hyo-Sang;Kim, Jae-Moon;KIm, Bong-Taek;Chung, Ki-Seok
    • Proceedings of the KSR Conference
    • /
    • 2010.06a
    • /
    • pp.1075-1080
    • /
    • 2010
  • There have been lots of researches for High Performance Digital Signal Processing performance enhancement on a GPU(Graphic Processor Unit). These kinds of parallelizing can enable massive signal processing, so we can have advantage's of processing various of signal processing standards with GPU. In this paper we introduce Low Density Parity Check(LDPC) which is one of the Foward Error Correction(FEC). And we have achieved computational time reduce by using CUDA as a parallelizing scheme.

  • PDF

The Coding Method Using the Parity of Sync Codeword (Sync 코드워드의 패리티정보를 이용한 데이터변조 및 DC 억압방법)

  • 김진한;심재성;정규해;박현수
    • Proceedings of the IEEK Conference
    • /
    • 2003.07e
    • /
    • pp.2172-2175
    • /
    • 2003
  • 본 논문에서는 DC 억압능력이 없거나 부족한 코드에 만족할 만한 DC 억압능력을 갖도록 하기 위한 멀티모드코드 방식을 제안한다. 제안한 멀티모드코드는 데이터열의 다중화를 위해 Pseudo Scrambling Technique를 사용하며, 다중화 된 데이터열의 변조를 위해 DC-free RLL(d, k) Code를 사용하는 특징을 가진다. 제안한 방법에서는 Sync 코드워드의 패리티를 다중화 정보로 사용하여 입력데이터를 2개의 데이터 열로 다중화하고, 2개로 다중화 된 데이터 열에 대해 DC-free RLL(d, k) Code를 사용하여 코드워드로 변환하며, 코드워드로 변환된 2 개의 코드워드 열에 대해 DC 성분이 적은 코드워드 열 하나를 선택하여 변조 스트림으로 출력한다. 본 논문에서는 Sync 코드워드의 패리티를 다중화 정보로 사용하여 별도의 Redundancy를 부가하지 않고 DC 억압성능을 향상시킬 수 있었다.

  • PDF

A study on the mechanism for reduction of lead-induced toxicity in nervous system by aloe vera (Aloe vera의 연 유도성 신경계 독성 저감 기전에 관한 연구)

  • 정명규;곽영규
    • Journal of Environmental Health Sciences
    • /
    • v.22 no.3
    • /
    • pp.8-16
    • /
    • 1996
  • Effects of water extract of aloe vera on lead-induced neurotoxicity were investigated in sciatic nerve isolated from rat. The mechanism on toxicity reduction by measuring activities of axonal enzymes, metabolism of myo-inositol in nerve, lead concentration in several organs and so on were further examimed. In the lead-treated rats, the transport rate of axonal enzyme, such as acetyl cholinesterase and choline acetyltransferase, was reduced by from 50% to 30% respectively. Reduction in myo-inositol concentration and $Na^+/K^+$ ATPase activity were also observed in sciatic nerve from lead-treated rat. However, the aloe extract administration significantly eliminated the impairment and maintained myo-inositol concentration to about 85% of normal level. Also aloe extract promoted the excretion rate of lead which is accumulated in blood, sciatic nerve and kidney. These results suggest that lead-induced neurotoxicity was significantly reduced by administration of aloe extract and the mechanism might be partly increase in kidney excretion rate of lead and parity normalization of $Na^+/K^+$ ATPase activity which is critical factor in order to keep nerve maintaining normal myo-inositol level.

  • PDF

An F-LDPC Codes Based on Jacket Pattern (재킷 패턴 기반의 F-LDPC 부호)

  • Lee, Kwang-Jae;Kang, Seung-Son
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.7 no.2
    • /
    • pp.317-325
    • /
    • 2012
  • In this paper, we consider the encoding scheme of Low Density Parity Check codes. In particular, using the Jacket Pattern and circulant permutation matrices, we propose the simple encoding scheme of Richardson's lower triangular matrix. These encoding scheme can be extended to a flexible code rate. Based on the simple matrix process, also we can design low complex and simple encoders for the flexible code rates.

Error Detection using Advanced Parity Bit (패리티 비트를 확장한 오류 검사에 관한 연구)

  • Kim, In-Soo;Min, Hyoung-Bok;Kim, Yong-Hyun;Kim, Shin-Taek
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.1965-1966
    • /
    • 2008
  • The manipulation of Boolean functions is a fundamental part of computer science, and many problems in the design and testing of digital systems can be expressed as a sequence of operations. It is mainly a paper of our research on the techniques of Boolean function manipulation using Binary Decision Diagram(BDDs) and their applications for VLSI CAD System. In many practical applications related to digital system design, it is a basic technique to use ternary-valued functions. In this paper, we discuss the methods for representing logical values.

  • PDF

A Polynomial-Time Algorithm for Breaking the McEliece's Public-Key Cryptosystem (McEliece 공개키 암호체계의 암호해독을 위한 Polynomial-Time 알고리즘)

  • Park, Chang-Seop-
    • Proceedings of the Korea Institutes of Information Security and Cryptology Conference
    • /
    • 1991.11a
    • /
    • pp.40-48
    • /
    • 1991
  • McEliece 공개키 암호체계에 대한 새로운 암호해독적 공격이 제시되어진다. 기존의 암호해독 algorithm이 exponential-time의 complexity를 가지는 반면, 본고에서 제시되어지는 algorithm은 polynomial-time의 complexity를 가진다. 모든 linear codes에는 systematic generator matrix가 존재한다는 사실이 본 연구의 동기가 된다. Public generator matrix로부터, 암호해독에 사용되어질 수 있는 새로운 trapdoor generator matrix가 Gauss-Jordan Elimination의 역할을 하는 일련의 transformation matrix multiplication을 통해 도출되어진다. 제시되어지는 algorithm의 계산상의 complexity는 주로 systematic trapdoor generator matrix를 도출하기 위해 사용되는 binary matrix multiplication에 기인한다. Systematic generator matrix로부터 쉽게 도출되어지는 parity-check matrix를 통해서 인위적 오류의 수정을 위한 Decoding이 이루어진다.

  • PDF