• 전기학회논문지
• /
• 제67권2호
• /
• pp.270-276
• /
• 2018

Apache Spark is one of the high performance in-memory computing frameworks for big-data processing. Recently, to improve the performance, general-purpose computing on graphics processing unit(GPGPU) is adapted to Apache Spark framework. Previous Spark-GPGPU frameworks focus on overcoming the difficulty of an implementation resulting from the difference between the computation environment of GPGPU and Spark framework. In this paper, we propose a Spark framework based on a heterogenous pipeline computing with OpenCL to further improve the performance. The proposed framework overlaps the Java-to-Native memory copies of CPU with CPU-GPU communications(DMA) and GPU kernel computations to hide the CPU idle time. Also, CPU-GPU communication buffers are implemented with switching dual buffers, which reduce the mapped memory region resulting in decreasing memory mapping overhead. Experimental results showed that the proposed Spark framework based on a heterogenous pipeline computing with OpenCL had up to 2.13 times faster than the previous Spark framework using OpenCL.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 제36회 하계학술대회 논문집 D
• /
• pp.2729-2731
• /
• 2005

In present, most of metallic structures(gas pipeline, oil pipeline, water pipeline, etc) are running parallel with subway and power line in seoul. Moreover subway system and power line make a stray current due to electrical corrosion on metallic structures. The owner of metallic structures has a burden of responsibility for the protection of corrosion and the prevention against big accident such as gas explosion or soil pollution and so on. So, they have to measure and analyze the data about P/S(Pipe to Soil) potential due to stray current of subway system. In this paper, results of development about Real-time Wireless Remote Monitoring System for Stray Current of Subway System are presented.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 제36회 하계학술대회 논문집 D
• /
• pp.2732-2734
• /
• 2005

In present, most of metallic structures(gas pipeline, oil pipeline, water pipeline, etc) are running parallel with subway and power line in seoul. Moreover subway system and power line make a stray current due to electrical corrosion on metallic structures. The owner of metallic structures has a burden of responsibility for the protection of corrosion and the prevention against big accident such as gas explosion or soil pollution and so on. So, they have to measure and analyze the data about P/S(Pipe to Soil) potential due to stray current of subway system. So, we have developed the Real-time Wireless Remote Monitoring System for Stray Current of Subway System. In this system, the permanent buried type reference electrode is necessary. In this paper, results of development about the permanent buried type reference electrode($Cu/CuSO_4$) are presented.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 추계학술대회 논문집 전기물성,응용부문
• /
• pp.145-147
• /
• 2005

In present, most of metallic structures(gas pipeline, oil pipeline, water pipeline, etc) are running parallel with subway and power line in seoul. Moreover subway system and power line make a stray current due to electrical corrosion on metallic structures. The owner of metallic structures has a burden of responsibility for the protection of corrosion and the prevention against big accident such as gas explosion or soil pollution and so on. So, they have to measure and analyze the data about P/S(Pipe to Soil) potential due to stray current of subway system. So, we have developed the Real-time Wireless Remote Monitoring System for Stray Current of Subway System. In this system, the permanent buried type reference electrode is necessary. In this paper, results of development of buried type reference electrode using porous ceramic$({\alpha}-Al_{2}O_{3})$ are presented.

• 한국정보과학회:학술대회논문집
• /
• 한국정보과학회 2005년도 가을 학술발표논문집 Vol.32 No.2 (1)
• /
• pp.826-828
• /
• 2005

인텔의 IA-64 프로세서는 명령어 수준의 병렬수행을 지원하는 EPIC (Explicitly Parallel Instruction Computing) 구조를 채택하고 있으며 컴파일러가 순차적 코드에서 병렬 수행이 가능한 독립적인 명령어들을 스케줄링 하도록 되어있다. 본 논문에서는 IA-64 스케줄링을 위해 향상된 파이프라인 스케줄링 (Enhanced Pipeline Scheduling, EPS) 기법[1]을 적용한 결과를 소개한다. EPS는 루프수준의 병렬화를 위한 소프트웨어 파이프라이닝 (software pipelining)기법으로 전역 스케줄링 (global Scheduling) 기법을 기반으로 하고 있다. 우리는 IA-64 프로세서를 위한 공개소스 컴파일러인 ORC (Open Research Compiler)에 EPS를 구현하고 실제 프로세서인 Itanium에서 실험을 수행하였다. 상용 프로세서와 컴파일러에 구현과 튜닝을 하는 과정에서 얻은 경험을 소개하고 기존의 ORC 컴파일러와 비교하여 얻은 성능 향상을 보고하고 분석한다.

• 정보학연구
• /
• 제10권3호
• /
• pp.33-45
• /
• 2007

Systolic Array Processor is used for designing the special purpose processor in Digital Signal Processing, Computer Graphics, Neural Network Applications etc., since it has the characteristic of parallelism, pipeline processing and architecture of regularity. But, in case of using general design method, it has intial waiting period as large as No. of PE-1. And if the connected system needs parallel and simultaneous outputs, processor has some problems of the performance, since it generates only one output at each clock in output state. So in this paper, one dimensional Systolic Array Processor that is designed according to the dependance of data and operations using the partitioned sub-matrix is proposed for the purpose of improving the performance. 1-D Systolic Array using 4 partitioned sub-matrix has efficient method in case of considering those two problems.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 하계학술대회 논문집 A
• /
• pp.154-155
• /
• 2002

The demand of the power and gas energy have been rapidly increasing with the industralization, therefore, the area where buried pipelines run parallel with the adjacent power lines and cross them increases in Seoul as well as other cities. These situation cause AC interference from the power lines. However, there aren't any standards to preserve the pipelines from AC interference in Korea. This study introduces the separation distance to protection of buried pipeline from arc strikes caused by power line ground fault current. And this study examines and compares the arc distance through case study.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 추계학술대회 논문집 전기기기 및 에너지변환시스템부문
• /
• pp.282-284
• /
• 2005

When an underground pipeline runs parallel with DC traction systems, it suffers from DC traction interference. Because the train is fed by the substation through the overhead wire and return current back to the substation via the rails. If these return rails are poorly insulated from earth, DC current leak into the earth and can be picked up by nearby pipeline. It may bring about large-scale accidents even in cathodically protected systems. In this paper we analyze the influence on lead wire method of distributed ICCP(impressed current cathodic protection) systems for mitigation of DC traction interference using the simulation software CatPro.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 제36회 하계학술대회 논문집 B
• /
• pp.1660-1662
• /
• 2005

When an underground pipeline runs parallel with DC traction systems, it suffers from DC traction interference. Because the train is fed by the substation through the overhead wire and return current back to the substation via the rails. If these return rails are poorly insulated from earth, DC current leak into the earth and can be picked up by nearby pipeline. It may bring about large-scale accidents even in cathodically protected systems. In this paper we analyze the anode location of distributed impressed current cathodic protection systems for the mitigation of DC traction interference on buried pipelines using the simulation software CatPro. We can get a fix on the anode location.

• 대한전자공학회논문지SD
• /
• 제44권1호
• /
• pp.51-58
• /
• 2007

본 논문은 비동기식 프로세서에서 동작 상황에 따라 파이프라인 구조가 변경 가능하고 명령어 종류에 따라 병렬처리를 지원하는 적응형 파이프라인 구조를 제안하였다. 제안된 구조는 동작이 불필요한 스테이지를 건너뛰는 스테이지 스키핑(stage-skipping)과 다음 스테이지가 비어 있으면 현재 스테이지와 다음 스테이지를 하나로 통합하는 스테이지 통합(stage-combining) 기법을 지원한다. 이 기법들은 명령어 종류에 따라 서로 다른 데이터패스를 사용하는 명령어들을 병렬로 처리하여 머신 사이클을 단축시켜 프로세서의 동작 속도를 증가시킨다. 본 논문에서는 제안된 파이프라인 구조를 적용한 ARM 명령어 호환 프로세서를 설계하였다. 이 프로세서는 VHDL로 설계한 후 $0.35-{\mu}m$ CMOS 표준 셀 라이브러리를 이용하여 합성되었다. SPEC2000 벤치마크를 사용하여 성능을 평가한 결과, 타겟 프로세서는 평균 365 MIPS의 속도로 동작하여 영국 맨체스터 대학에서 개발한 비동기 프로세서인 AMULET3i에 비해 2.3배 높은 성능을 보였다. 제안된 파이프라인 기법과 프로세서 구조는 고속 비동기식 프로세서 설계에 적용 가능하다.