• Journal of Electrical Engineering and information Science
• /
• 제2권6호
• /
• pp.202-207
• /
• 1997

Design and fabrication issues for an L-band GaAs Monolithic Microwave Integrated Circuit(MMIC) Voltage Controlled Oscillator(VCO) as a component of Personal Communications Systems(PCS) Radio Frequency(RF) transceiver are discussed. An ion-implanted GaAs MESFET tailored toward low current and low noise with 0.5mm gate length and 300mm gate width has been used as an active device, while an FET with the drain shorted to the source has been used as the voltage variable capacitor. The principal design was based on a self-biased FET with capacitive feedback. A tuning range of 140MHz and 58MHz has been obtained by 3V change for a 600mm and a 300mm devices, respectively. The oscillator output power was 6.5dBm wth 14mA DC current supply at 3.6V. The phase noise without any buffer or PLL was 93dB/1Hz at 100KHz offset. Harmonic balance analysis was used for the non-linear simulation after a linear simulation. All layout induced parasitics were incorporated into the simulation with EEFET2 non-linear FET model. The fabricated circuits were measured using a coplanar-type probe for bare chips and test jigs with ceramic packages.

• 반도체디스플레이기술학회지
• /
• 제14권3호
• /
• pp.45-50
• /
• 2015

This paper suggests the sensor-less speed control of PMSM (Permanent Magnet Synchronous Motor) without the position sensor of oil-free air compressor. It estimated d and q axis back electro motive force using Back-EMF (Electro motive Force) observer to control sensor-less speed of PMSM. Also it used the method that tracks the information of rotor position and speed using PLL (Phase Locked Loop) based on estimated d and q axis Back-EMF. The sensor-less speed control of PMSM for oil air compressor application is carried out with the introduced rotor position and speed tracking method. In this paper, the experimental characterization of the sensor-less drive is provided to verify the accuracy of the estimated position and the performance of sensor-less control is analyzed by results obtained from the experiment. Moreover, the potential of PMSM sensor-less drive in industrial application such as compressor drive is also examined.

• 제어로봇시스템학회논문지
• /
• 제16권2호
• /
• pp.188-193
• /
• 2010

With GPS being the primary navigation system, Loran use is in steep decline. However, according to the final report of vulnerability assessment of the transportation infrastructure relying on the global positioning system prepared by the John A. Volpe National Transportation Systems Center, there are current attempts to enhance and re-popularize Loran as a GPS backup system through the characteristic of the ground based low frequency navigation system. To advance the Loran system such as Loran-C modernization and eLoran development, research is definitely needed in the field of Loran-C receiver signal processing as well as Loran-C signal design and the technology of a receiver. We have developed a set of Matlab tools, which implement a software Loran-C receiver that performs the receiver's position determination through the following procedure. The procedure consists of receiving the Loran-C signal, cycle selection, calculation of the TDOA and range, and receiver's position determination through the Least Square Method. We experiences the effect of an incorrect cycle selection and various error factors (ECD, ASF, sky wave, CRI, etc.) from the result of the Loran-C signal processing. It is apparent that researches which focus on the elimination and mitigation of various error factors need to be investigated on a software Loran-C receiver. These aspects will be explored in further work through the method such as PLL and Kalman filtering.

• 전자공학회논문지 IE
• /
• 제45권4호
• /
• pp.1-6
• /
• 2008

본 연구에서는 MB-OFDM UWB 응용을 위하여 복잡도를 낮추고 전력소모를 줄인 고속 스위칭 주파수 합성기를 다룬다. 제안된 구조는 밴드 그룹 1 주파수를 생성하기 위하여 3960 MHZ LC VCO, 528 MHz 링 오실레이터, 수동 믹서 및 LC-조정 Q-향상 BPF를 사용한다. 인접 채널 제거비는 3432 MHz 신호에서 -40 dBc 이하, 그리고 4488 MHz 신호에서 -44 dBc 이하의 특성을 확인하였다. 요구되는 출력 신호를 얻기 위하여 SCL 구조의 고속 스위칭 MUX를 사용하여 2.2 ns 이하의 밴드 스위칭 시간을 얻었다. 전체 전력 소모는 1.8 V 전원을 사용하여 47.9 mW이다.

• 전기전자학회논문지
• /
• 제17권2호
• /
• pp.176-181
• /
• 2013

This paper presents a CMOS impulse radio ultra-wideband (IR-UWB) receiver implemented using IBM 0.13um CMOS technology for inner/inter-chip wireless interconnection. The IR-UWB receiver is based on the non-coherent architecture which removes the complexity of RF architecture (such as DLL or PLL) and reduces power consumption. The receiver consists of three blocks: a low noise amplifier (LNA) with active balun, a correlator, and a comparator. Simulation results show the die area of the IR-UWB receiver of 0.2mm2, a power gain (S21) of 12.5dB, a noise figure (NF) of 3.05dB, an input return loss (S11) of less than -16.5dB, a conversion gain of 18dB, a NFDSB of 22. The receiver exhibits a third order intercept point (IIP3) of -1.3dBm and consumes 22.9mW of power on the 1.4V power supply.

• 한국통신학회논문지
• /
• 제27권10C호
• /
• pp.987-992
• /
• 2002

본 논문에서는 ㎓대역의 고속 클럭 신호를 필요로 하는 데이터 통신 시스템 분야에 응용될 수 있는 새로운 구조의 클럭 및 데이터 복원회로를 구현하였다. 구현된 회로는 고속 데이터 전송시 주로 사용되는 NRZ형태의 데이터 복원에 적합한 구조로서 위상동기 회로에 발생하는 high frequency jitter를 방지하기 위한 새로운 위상 검출 구조를 갖추고 있다. 또 가변적인 지연시간을 갖는 delay cell을 이용한 위상검출기를 이용하여 위상 검출기가 갖는 dead zone 문제를 해결하고, 항상 최적의 동작을 수행하여 빠른 동기 시간을 갖는다. 수십 Gbps급 대용량을 수신할 수 있도록 다채널 확장에 용이한 구조를 사용하였으며, 1.25Gbps급 데이터를 복원하기 위한 클럭 생성을 목표로 하여 CMOS 0.25$\mu\textrm{m}$ 공정을 사용하여 구현한 후 그 동작을 측정을 통해 검증하였다.

• 한국해양공학회:학술대회논문집
• /
• 한국해양공학회 2003년도 춘계학술대회 논문집
• /
• pp.319-323
• /
• 2003

In this paper, we propose a hybrid transceiver for underwater acoustic communication, which allows the system to reduce complexity and increase robustness in time variant underwater channel environments. It is designed in the digital domain except for amplifiers and implemented by using a multiple digital signal processors (DSPs) system. The digital modulation technique is quadrature phase shift keying (QPSK) and frame synchronization is an energy (non-coherent) detection scheme based on the quadrature receiver structure. DSP implementation is based on block data parallel architecture (BDPA). We shaw experimental results in th? underwater anechoic basin at KRISO. The results indicate that the frame synchronization is performed without PLL. Also, we shaw that the adaptive equalizer can compensate frame synchronization error and the correction capability is dependent on the length of equalizer.

• 대한예방한의학회지
• /
• 제18권3호
• /
• pp.117-128
• /
• 2014

Objective : It is known that Pueriaria lobata has an anti-osteoporetic effect, anti-cancer effect, anti-pyretic effect, and anti-diabetic effect. The aim of this study was to evaluate anti-obesity effect of Pueriaria lobata extract (PLE), and elucidate the effect of it on gene expression related to lipid metabolism. Method : The experiments were performed with the use of ovariectomized rats as estrogen-deficient obesity model. They were grouped NC (normal control), OC (estrogen-deficient control), PLH (100mg/kg of PLE), PLL (20mg/kg). PLE was orally administered for 6 weeks. Body weights and serum lipid level were estimated, and real-time PCR was performed to investigate the effect of PLE on gene expression in liver. Results : PLE decreased the body weight and serum cholesterol and triglyceride, but increased HDL-cholesterol. And PLE increased leptin, CYP27, CPT1, CYP8B1, ACAT2, LDLR, and SCD1, but reduced $PPAR{\gamma}$, PGC1A, HMG-CoA-R, ACAT1, SCD1, and APoB gene expression in liver tissue of rat with estrogen-deficient obesity. Conclusion : It is concluded that Pueriaria lobata reduced body weight, and its effect was expressed by regulation of gene expression related to lipid metabolism in rats with estrogen-deficient obesity.

• 전기학회논문지
• /
• 제60권2호
• /
• pp.451-454
• /
• 2011

In this paper, a wideband clock generator using novel Automatic frequency calibration(AFC) scheme is proposed. Wideband clock generator using AFC has the advantage of small VCO gain and wide frequency band. The conventional AFC compares whether the feedback frequency is faster or slower then the reference frequency. However, the proposed AFC can detect frequency difference between reference frequency with feedback frequency. So it can be reduced an operation time than conventional methods AFC. Conventional AFC goes to the initial code if the frequency step changed. This AFC, on the other hand, can a prior state code so it can approach a fast operation. In simulation results, the proposed clock generator is designed for DisplayPort using the CMOS ring-VCO. The VCO tuning range is 350MHz, and a VCO frequency is 270MHz. The lock time of clock generator is less then 3us at input reference frequency, 67.5MHz. The phase noise is -109dBC/Hz at 1MHz offset from the center frequency. and power consumption is 10.1mW at 1.8V supply and layout area is $0.384mm^2$.

• Journal of Electrical Engineering and Technology
• /
• 제12권3호
• /
• pp.1101-1107
• /
• 2017

In this paper, a robust and fast grid synchronization method of a three-phase power converter is proposed. The amplitude and phase information of grid voltages are essential for power converters to be properly connected into the utility. The phase-lock-loop in synchronous reference frame has been widely adopted for the three-phase converter system since it shows a satisfactory performance under balanced grid voltages. However, power converters often operate under abnormal grid conditions, i.e. unbalanced by grid faults and frequency variations, and thus a proper active and reactive power control cannot be guaranteed. The proposed method adopts a second order generalized integrator in synchronous reference frame to detect positive sequence components under unbalanced grid voltages. The proposed method has a fast and robust performance due to its higher gain and frequency adaptive capability. Simulation and experimental results show the verification of the proposed synchronization algorithm and the effectiveness to detect positive sequence voltage.