• Title/Summary/Keyword: Output LC filter design

Search Result 39, Processing Time 0.025 seconds

Design of Dual Band LNA for Wireless LAN Using Source Feedback (소스 피드백을 이용한 무선랜용 이중대역 저잡음 증폭기 설계)

  • Jeon, Hyun-Jin;Choi, Kum-Sung;Koo, Kyung-Heon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.7 s.361
    • /
    • pp.23-28
    • /
    • 2007
  • A dual-band GaAs FET low noise amplifier (LNA) with an input LC-tank circuit is designed using inductance source feedback for wireless LAN, and output matching is realized with low-pass Cheyshev filter impedance transforming circuit. Some design techniques for dual band LNA have been developed including input and output design equations. The measured results shows close agreement with the predicted performance.

Harmonic Analysis and Output Filter Design of NPC Multi-Level Inverters (NPC 멀티레벨 인버터의 고조파 분석 및 출력 필터 설계)

  • Kim, Yoon-Ho;Bang, Sang-Seok;Kim, Kwang-Seob;Kim, Soo-Hong
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.11 no.2
    • /
    • pp.135-141
    • /
    • 2006
  • In this paper, LC output filters are designed to reduce output harmonics and harmonic analysis are peformed. Generally, multilevel inverters are used in high power application and operates with low switching frequency, which, in turn, generates large output harmonics. Output filters we used to reduce output harmonics. The design approach to reduce output harmonics of the 31eve1 multilevel inverter is discussed and DSP(TMS320C31) is used for the digital control of the system. The design example is given. The designed system is verified by simulation and experiment.

A Study on the Output Noise Reduction of 3-Phase Multilevel Inverter (3상 멀티레벨 인버터 출력노이즈 저감에 관한 연구)

  • Kim, Soo-Hong;Jin, Kang-Hwan;Kin, Yoon-Ho
    • Proceedings of the KIPE Conference
    • /
    • 2007.07a
    • /
    • pp.101-103
    • /
    • 2007
  • Since they use the low switching frequency in multilevel inverter systems, they generate the high low frequency harmonic components. Generally, LC filter is used at the output terminal of inverter systems to solve this problem. But it causes a voltage drop at the output terminal by use of damping resistors, and causes the problem in which system efficiency decreases due to power loss of the damping resistor. In this paper, we proposed an output filter design method for NPC three-level inverter systems with low switching frequency. And we analyzed the efficiency of the proposed filter system, and the effectiveness of the proposed system is verified by simulation and experimental results.

  • PDF

Optimal Design of Notch Filter in Photovoltaic Inverter (태양광 인버터의 노치 필터 최적 설계)

  • Kim, Yong-Rae;Heo, Cheol-Young;Lee, Young-Kwoun;Choy, Ick;Choi, Ju-Yeop
    • Journal of the Korean Solar Energy Society
    • /
    • v.39 no.2
    • /
    • pp.81-92
    • /
    • 2019
  • When Photovoltaic inverter is connected to grid and used as PVPCS (Photovoltaic Power Conditioning System), 120 Hz AC ripple occurs at the dc-link capacitor voltage. This AC ripple reduces the efficiency of PVPCS and shortens the lifetime of the capacitor. In this paper, we design a notch filter to remove AC ripple. As a result, the AC voltage ripple was removed from the dc link and the THD of the PVPCS output current with the notch filter was lowered. This notch filter is determined by the damping coefficient, the bandwidth coefficient, and the switching frequency. Among these, the switching frequency determines the switching loss and the size of the LC filter, and the PVPCS with the high switching frequency has a greater efficiency loss due to the switching loss than the efficiency improvement by the notch filter. Therefore, it is important to set the optimum switching frequency in the PVPCS with the notch filter applied. In this paper, THD and switching loss of PVPCS output current with notch filter are calculated through simulation, and cost function to calculate optimum switching frequency through data is proposed.

Application of a C-Type Filter Based LCFL Output Filter to Shunt Active Power Filters

  • Liu, Cong;Dai, Ke;Duan, Kewei;Kang, Yong
    • Journal of Power Electronics
    • /
    • v.13 no.6
    • /
    • pp.1058-1069
    • /
    • 2013
  • This paper proposes and designs a new output filter called an LCFL filter for application to three phase three wire shunt active power filters (SAPF). This LCFL filter is derived from a traditional LCL filter by replacing its capacitor with a C-type filter, and then constructing an L-C-type Filter-L (LCFL) topology. The LCFL filter can provide better switching ripple attenuation capability than traditional passive damped LCL filters. The LC branch series resonant frequency of the LCFL filter is set at the switching frequency, which can bypass most of the switching harmonic current generated by a SAPF converter. As a result, the power losses in the damping resistor of the LCFL filter can be reduced when compared to traditional passive damped LCL filters. The principle and parameter design of the LCFL filter are presented in this paper, as well as a comparison to traditional passive damped LCL filters. Simulation and experimental results are presented to validate the theoretical analyses and effectiveness of the LCFL filter.

High Power Factor Three Phase Rectifier for High Power Density AC/DC Conversion Applications

  • Cho, J.G.;Jeong, C.Y.;Baek, J.W.;Song, D.I.;Yoo, D.W.
    • Proceedings of the KIPE Conference
    • /
    • 1998.10a
    • /
    • pp.648-653
    • /
    • 1998
  • The conventional three-phase rectifier with bulky LC output filter has been widely used in the industry because of its distinctive advantages over the active power factor correction rectifier such as simple circuit, high reliability, and low cost. Over than 0.9 power factor can be achieved, which is acceptable in most of industry applications. This rectifier, however, is not easy to use for high power density applications since the LC filter is bulky and heavy. To solve this problem, a new simple rectifier is presented in this paper. By eliminating the bulky LC filter from the conventional diode rectifier without losing most of the advantages of the conventional rectifier, very high power density power conversion with high power factor can be achieved. Operation principle and design considerations are illustrated and verified by Pspice simulation and experimental results from a prototype of 3.3 kW rectifier followed by 100KHz zero voltage switching full bridge PWM converter

  • PDF

Design of fuel cell power conversion system controlled by TMS32OC31 DSP Chip (TMS32OC31 DSP칩에 의해 제어되는 연료전지용 전력변환장치의 설계)

  • Mun, S.P.;Kwon, S.K.;Suh, K.Y.;Kim, Y.M.
    • Proceedings of the KIEE Conference
    • /
    • 2006.04b
    • /
    • pp.351-354
    • /
    • 2006
  • Recently, a fuel cell with low voltage and high current output characteristics is remarkable for new generation system It needs both a DC-DC step-up converter and DC-AC inverter to be used in fuel cell generation system Therefor, this paper, consists of an isolated DC -DC converter to boost the fuel cell voltage 380[$V_{DC}$] and a PWM inverter with LC filter to convent the DC voltage to single phase 220[$V_{AC}$]. Expressly, a tapped inductor filter with freewheeling diode is newly implemented in the output filter of the proposed high frequency isolated ZVZCS PWM DC-DC converter to suppress circulating current under the wide output voltage regulation range, thus to eliminate the switching and transformer turn-on/off over-short voltage or transient phenomena Besides the efficiency of 93-97[%]is obtained over the wide output voltage regulation ranges and load variations.

  • PDF

Design of a CMOS Frequency Synthesizer for FRS Band (UHF FRS 대역 CMOS PLL 주파수 합성기 설계)

  • Lee, Jeung-Jin;Kim, Young-Sik
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.28 no.12
    • /
    • pp.941-947
    • /
    • 2017
  • This paper reports a fractional-N phase-locked-loop(PLL) frequency synthesizer that is implemented in a $0.35-{\mu}m$ standard CMOS process and generates a quadrature signal for an FRS terminal. The synthesizer consists of a voltage-controlled oscillator(VCO), a charge pump(CP), loop filter(LF), a phase frequency detector(PFD), and a frequency divider. The VCO has been designed with an LC resonant circuit to provide better phase noise and power characteristics, and the CP is designed to be able to adjust the pumping current according to the PFD output. The frequency divider has been designed by a 16-divider pre-scaler and fractional-N divider based on the third delta-sigma modulator($3^{rd}$ DSM). The LF is a third-order RC filter. The measured results show that the proposed device has a dynamic frequency range of 460~510 MHz and -3.86 dBm radio-frequency output power. The phase noise of the output signal is -94.8 dBc/Hz, and the lock-in time is $300{\mu}s$.

Power Factor Correction Circuit For Inverter Air-Conditioner Using A Parallel Drive Method (병렬구동 방식을 이용한 인버터 에어컨용 역률제어회로)

  • 정용채;정윤철;권경안
    • Proceedings of the KIPE Conference
    • /
    • 1998.11a
    • /
    • pp.9-12
    • /
    • 1998
  • In this paper, the power factor correction circuit using a parallel drive method is proposed so that the high power inverter air-conditioner with 3[ph] compressor motor may obtain the cost down and the improved performance. The adequate design procedures are presented to reduce the material costs by eliminating the power factor improving LC filter and derating output capacitor and inverter switches. Using the determined components, the prototype circuit with 6[kW] power consumption is built and tested to verify the operation of the proposed circuit.

  • PDF

Design and Making of a Buck Converter For Smart Phone Wireless Charging (스마트폰 무선충전용 강압 컨버터 설계 및 제작)

  • Park, Jong-Beom;Shin, Ji-Hee;Ahn, Sung-Deuk;Lim, Hak-Jin;Ko, Yun-Seok
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.12 no.4
    • /
    • pp.607-614
    • /
    • 2017
  • In this research, buck converter was designed and manufactured to improve the wireless charging of smartphone through PWM control technology based on micro controller. A feedback control circuit was fabricated using a voltage sensor so that the output voltage follows the reference voltage. The buck converter, 311V is output as 12V, DC voltage 12V is connected wirelessly, and 5V charge voltage is output. We also confirmed the availability of the buck converter for wireless charging of smart phone through experiments.