• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.40 no.4
• /
• pp.214-221
• /
• 2003

This paper shows an implementation of video codec (coder/decoder) on an embedded system. The video codec supports both H.261 and H.263 standards. For efficient real-time processing, the video codec is partitioned into a software module and a hardware module. Both modules are codesigned on an embedded system. The software module is processed on a real-time operating system and a RISC processor. It cooperates with the hardware module to compress and decompress images in real time. AMBA (Advanced Microcontroller Bus Architecture) AHB (Advanced High-performance Bus) is used as the system bus. The hardware module works both as AHB masters and as AHB slaves. The encoder part of the hardware module operates in a pipelines mode to compress images in real time. The video codec compresses 15 CIF frames and simultaneously decompresses 15 CIF frames in a second according to H.261 or H.263 standard at 33 MHz frequency.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.4
• /
• pp.20-25
• /
• 2010

An integrated Mach-Zehnder interferometric sensor operating at 632.8 nm was designed and fabricated by the technology of planar rib waveguides. Rib waveguide based on silica system ($SiO_2-SiO_xN_y-SiO_2$) was geometrically designed to have single mode operation and high sensitivity. It was structured by semiconductor fabrication processes such as thin film deposition, photolithography, and RIE (Reactive Ion Etching). With the power observation, propagation loss measurement by cut-back method showed about 4.82 dB/cm for rib waveguides. Additionally the chromium mask process for an etch stop was employed to solve the core damaging problem in patterning the sensing zone on the chip. Refractive index measurement of water/ethanol mixture with this device finally showed a sensitivity of about $\pi$/($4.04{\times}10^{-3}$).

• Journal of the Korean Magnetics Society
• /
• v.13 no.3
• /
• pp.115-120
• /
• 2003

We have developed laser micro-machining technology for fabrication of the micro thin-film inductors. After the thin layers of FM/M/FM films were coated to the silicon substrate by using the conventional sputtering method, the new laser machining was applied to the patterning process that used to be carried out by the semiconductor lithography procedure. A CW Nd:YAG laser operating in TEM$\sub$00/ mode was actively Q-switched to obtain the very short pulse of 200 ns. The laser micro-machining process with pulse energy and repetition rate have been optimized as 5 mJ/pulse and 5 kHz, respectively, to obtain the line resolution as fine as 20 $\mu\textrm{m}$.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.11 no.7
• /
• pp.3370-3392
• /
• 2017

Next Generation Beyond 4G/5G systems will rely on the deployment of small cells over conventional macrocells for achieving high spectral efficiency and improved coverage performance, especially for indoor and hotspot environments. In such heterogeneous networks, the expected performance gains can only be derived with the use of efficient interference coordination schemes, such as Fractional Frequency Reuse (FFR), which is very attractive for its simplicity and effectiveness. In this work, femtocells are deployed according to a spatial Poisson Point Process (PPP) over hexagonally shaped, 6-sector macro base stations (MeNBs) in an uncoordinated manner, operating in hybrid mode. A newly introduced intermediary region prevents cross-tier, cross-boundary interference and improves user equipment (UE) performance at the boundary of cell center and cell edge. With tools of stochastic geometry, an analytical framework for the signal-to-interference-plus-noise-ratio (SINR) distribution is developed to evaluate the performance of all UEs in different spatial locations, with consideration to both co-tier and cross-tier interference. Using the SINR distribution framework, average network throughput per tier is derived together with a newly proposed harmonic mean, which ensures fairness in resource allocation amongst all UEs. Finally, the FFR network parameters are optimized for maximizing average network throughput, and the harmonic mean using a fair resource assignment constraint. Numerical results verify the proposed analytical framework, and provide insights into design trade-offs between maximizing throughput and user fairness by appropriately adjusting the spatial partitioning thresholds, the spectrum allocation factor, and the femtocell density.

• Korean Journal of Environmental Biology
• /
• v.22 no.1
• /
• pp.167-170
• /
• 2004

A self-directing optimization procedure was applied to determine the best environmental factors in operating the bioreactor. The self-directing optimization process was employed to determine the best conditional combination of multi parameters, pH, temperature, aeration rate and mixing rate toy maximal production of chitinase by Trichoderma harzianum SJG-99721 in batch mode fermentation. Among these factors, the parameters of pH and aeration rate were found to be particularly important on mycellial growth and chitinase activity. pH 4.89, an aeration rate of 3.22 ι per minute and an agitation rate of 225 rpm was found to be the best combination. By the optimization, chitinase activity was dramatically increased from an initial value of 4.221 U under basic conditions to n final value of 16.825 U.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.36C no.4
• /
• pp.31-43
• /
• 1999

The main goal of this paper is to design a high performance SVP(Stack based Video Processor) for network applications. The SVP is a comprehensive scheme; 'better' in the sense that it is an optimal selection of previously proposed enhancements of a stack machine and a video processor. This can process effectively object-based video data using a S-RISC(Stack-based Reduced Instruction Set Computer) with a semi -general-purpose architecture having a stack buffer for OOP(Object-Oriented Programming) with many small procedures at running programs. And it includes a vector processor that can improve the MPEG coding speed. The vector processor in the SVP can execute advanced mode motion compensation, motion prediction by half pixel and SA-DCT(Shape Adaptive-Discrete Cosine Transform) of MPEG-4. Absolutors and halfers in the vector processor make this architecture extensive to a encoder. We also designed a VLSI stack-oriented video processor using the proposed architecture of stack-oriented video decoding. It was designed with O.5$\mu\textrm{m}$ 3LM standard-cell technology, and has 110K logic gates and 12 Kbits SRAM internal buffer. The operating frequency is 50MHz. This executes algorithms of video decoding for QCIF 15fps(frame per second), maximum rate of VLBV(Very Low Bitrate Video) in MPEG-4.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.46 no.12
• /
• pp.14-21
• /
• 2009

In this paper, a Ka-band 10 W power amplifier module with seven power MMIC bare dies is designed and fabricated using MIC technology which combines multiple MMIC chips on a thin film substrate. Modified Wilkinson power dividers/combiners and CBFGCPW-Microstrip transitions for suppressing resonance and reducing connection loss are utilized for high-gain and high-power millimeter wave modules. A new TTL pulse timing control scheme is proposed to improve output power degradation due to large bypass capacitors in the gate bias circuit. Pulse-mode operation time is extended more than 200 nsec and output power increase of 0.62 W is achieved by applying the proposed scheme to the Ka-band 10 W power amplifier module operating in the pulsed condition of 10 kHz and $5\;{\mu}sec$. The implemented power amplifier module shows a power gain of 59.5 dB and an output power of 11.89 W.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.8
• /
• pp.943-953
• /
• 2007

In this paper, we propose a Cassegrain antenna with a scalar feed horn opt rating in Ka-band. For an effective EM simulation of the Cassegrain antenna, the near-field of the feed hone is used ai the equivalent source of the Cassegrain antenna using the surface equivalent theorem. A corrugated circular horn operating with $HE_{11}$ mode is used as the feed horn. The angle and feed center of the main and sub reflectors are optimized to achieve maximum antenna efficiency. The designed feed horn shows the gain of 19dBi, the side-lobe level of less than -25dB and the half power beam width of $20^{\circ}$ at 33 GHz. The Cassegrain antenna shows the gain of 41dBi, the efficiency of 60%, the side-lobe level of less than -20dB and the half power beam width of $1.2^{\circ}$.

• Journal of the Korean Geotechnical Society
• /
• v.20 no.8
• /
• pp.135-145
• /
• 2004

In this study, the behavior of unpropped diaphragm walls on decomposed granite soil was investigated through centrifugal and numerical modelling. Centrifuge model tests were performed by changing the interval distance of surcharge. Excavation was simulated during the centrifuge tests by operating a solenoid valve that allowed the zinc chloride solution to drain from the excavation. In these tests, ground deformation, wall displacement and bending moment induced by excavation were measured. FLAC program which can be able to apply far most geotechnical problems was used in the numerical analysis. In numerical simulation, Mohr-Coulomb model fur the ground model, an elastic model for diaphragm wall were used for two dimensional plane strain condition. From the results of model tests, failure surface was straight line type, the ground of retained side inside failure line had downward displacement to the direction of the wall, and finally the failure was made by the rotation of the wall. The angle of failure line was about 67 ∼ 74$^{\circ}$, greater than calculated value. The locations of the maximum ground settlement obtained from model tests and analysis results are in good agreements. The displacement of wall and the change of the embedment depth is likely to have linear relationship.

• Progress in Superconductivity and Cryogenics
• /
• v.6 no.4
• /
• pp.27-31
• /
• 2004

This paper describes the development and fabrication of a high temperature superconducting motor which consists of HTS rotor and air-core stator. The machine was designed for the rated power of 100hp at 1800 rpm. The HTS field windings are composed of the double-pancake coils wound with AMSC's SUS-reinforced Bi-2223 tape conductor. These were assembled on the support structure and fixed by a bandage of glass-fiber composite. The cooling system is based on the heat transfer mechanism of the thermosyphon by using GM cryocooler as cooling source. The cold head is in contact with the condenser of a Ne-filled thermosyphon. The rotor assembly was tested independently at the stationary state and combined with stator. Characteristic parameters such as reactances, inductances, and time constants were determined to obtain a consistent overview of the machine operation properties. This motor has met all design parameters by demonstrating HTS field winding, cryogenic refrigeration systems and an air-core armature winding cooled with air. The HTS field winding could be cooled down below 30K. No-load test of open-circuit characteristics(OCC) and short-circuit characteristics(SCC) and load test with resistive load bank were conducted in generator mode. Maximum operating current of field winding at 30K was 120A. From OCC and SCC test results synchronous inductance and synchronous reactance were 2.4mH, 0.49pu, respectively. Efficiency of this HTS machine was 93.3% in full load(100hp) test. This paper will present design, construction, and basic experimental test results of the 100hp HTS machine.