• Title/Summary/Keyword: Model verification

Search Result 3,333, Processing Time 0.028 seconds

Robust Sign Recognition System at Subway Stations Using Verification Knowledge

  • Lee, Dongjin;Yoon, Hosub;Chung, Myung-Ae;Kim, Jaehong
    • ETRI Journal
    • /
    • v.36 no.5
    • /
    • pp.696-703
    • /
    • 2014
  • In this paper, we present a walking guidance system for the visually impaired for use at subway stations. This system, which is based on environmental knowledge, automatically detects and recognizes both exit numbers and arrow signs from natural outdoor scenes. The visually impaired can, therefore, utilize the system to find their own way (for example, using exit numbers and the directions provided) through a subway station. The proposed walking guidance system consists mainly of three stages: (a) sign detection using the MCT-based AdaBoost technique, (b) sign recognition using support vector machines and hidden Markov models, and (c) three verification techniques to discriminate between signs and non-signs. The experimental results indicate that our sign recognition system has a high performance with a detection rate of 98%, a recognition rate of 99.5%, and a false-positive error rate of 0.152.

Facial Image Analysis System (얼굴영상 분석 시스템)

  • 김봉근;최형일
    • Korean Journal of Cognitive Science
    • /
    • v.3 no.1
    • /
    • pp.79-111
    • /
    • 1991
  • This paper suggests a system which analyzes facial images through hypotheses generation and verification.A model knowledge on faical structures is to be represented in a hieratchical frame system and the process of hypothesis generation and verification is to be embodied through linking upper lower-level frames.This paper especially addresses the problem of how to selec an approproate knowledge at each stage of hypotheses generation and verification.

Development for Verification Tool Guaranteeing Reliability of Rail Signal Control Protocol (신뢰성확보를 위한 철도 신호제어용 프로토콜 검정기 개발)

  • Seo, Mi-Seon;Hwang Jin-Ho;Hwang Jong-Gyu;Lee Jae-Ho;Kim Sung-Un
    • Proceedings of the KSR Conference
    • /
    • 2004.06a
    • /
    • pp.1452-1455
    • /
    • 2004
  • In this paper, we develope a protocol verification tool that verifies the correctness of rail signal control protocol type 2 specified in LTS(Labeled Transition System) by using model checking method. This tool automatically checks several properties for deadlock, livelock and reachability of states and actions on LTS. and removes many errors and ambiguities of an informal method used in the past, so saves down expenditures and times required in the protocol development. Therefore it is expected that there will be an increase in safety, reliability and efficiency in terms of the maintenance of the signaling system by using the developed verification tool.

  • PDF

Design of Lightweight CAD Files with Dimensional Verification Capability for Web-Based Collaboration (웹기반 협업을 위한 치수검증이 가능한 경량캐드파일 설계)

  • Song In-Ho;Chung Sung-Chong
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.30 no.5 s.248
    • /
    • pp.488-495
    • /
    • 2006
  • The demand for the use of 3D CAD data over the Internet environment has been increased. However, transmission of 3D CAD data has delayed the communication effectiveness because of the CAD data size. Lightweight CAD file design methodology is required for rapid transmission in the distributed environment. In this paper, to derive lightweight CAD files from commercial CAD systems, a file translation system producing a native file is constructed first by using the InterOp and API of the ACIS kernel. Using the B-rep model and mesh data extracted from the native file, the lightweight CAD file with topological information is constructed as a binary file. Since the lightweight CAD file retains topological information, it is applied to the dimensional verification, digital mock-ups and visualization of CAD files. Effectiveness of the proposed lightweight CAD file is confirmed through various case studies.

Distributed OCSP Certificate Verification Model for decrease in Response Time (응답시간 감소를 위한 분산 OCSP 인증서 검증 모델)

  • 공문식;조용환
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2004.05a
    • /
    • pp.497-502
    • /
    • 2004
  • OCSP has specific characters which can suspend, close, and correct in real time. But, as more clients use the OCSP server verification, more updated information is needed, which can lead to jamming in the OCSP server. To apply this technique of Distributed OCSP server so as to reduce the certificate verification OCSP from jamming. Also, the Distributed OCSP server will solve the problems of the intensive central structure.

  • PDF

A Robust On-line Signature Verification System

  • Ryu, Sang-Yeun;Lee, Dae-Jong;Chun, Myung-Geun
    • International Journal of Fuzzy Logic and Intelligent Systems
    • /
    • v.3 no.1
    • /
    • pp.27-31
    • /
    • 2003
  • This paper proposes a robust on-line signature verification system based on a new segmentation method and fusion scheme. The proposed segmentation method resolves the problem of segment-to-segment comparison where the variation between reference signature and input signature causes the errors in the location and the number of segments. In addition, the fusion scheme is adopted, which discriminates genuineness by calculating each feature vector's fuzzy membership degree yielded from the proposed segmentation method. Experimental results show that the proposed signature verification system has lower False Reject Rate(FRR) for genuine signature and False Accept Rate(FAR) for forgery signature.

Design and Implementation of Intrusion Detection System of Packet Reduction Method (패킷 리덕션 방식의 침입탐지 시스템 설계 및 구현)

  • JUNG, Shin-Il;KIM, Bong-Je;KIM, Chang-Soo
    • Journal of Fisheries and Marine Sciences Education
    • /
    • v.17 no.2
    • /
    • pp.270-280
    • /
    • 2005
  • Many researchers have proposed the various methods to detect illegal intrusion in order to improve internet environment. Among these researches, IDS(Intrusion Detection System) is classified the most common model to protect network security. In this paper, we propose new log format instead of Apache log format for SSL integrity verification. We translate file-DB log format into R-DB log format. Using these methods we can manage Web server's integrity, and log data is transmitted verification system to be able to perform both primary function of IDS and Web server's integrity management at the same time. The proposed system in this paper is also able to use for wire and wireless environment based on PDA.

The environment for Verifying MS-DOS compatibility of HDL modeled microprocessor (HDL 모델 마이크로프로세서의 MS-DOS 호환성 검증 환경 구현)

  • 이문기;이정엽;김영완;서광수
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.32A no.7
    • /
    • pp.115-122
    • /
    • 1995
  • This paper presents the simulation environment that verifies whether a new microprocessor described with HDL is compatible with MS-DOS. The phrase 'compatible with MS-DOS' means that the microprocessor can execute MS-DOS without any modification of MS-DOS's binary code. The proposed verification environment consists of HDL simulator and user interface module. And the communications between them are performed by using sockets which UNIXprovide. The HDL simulator is equipped with several functions, which use PLI to emulate ROM-BIOS facilities. The ROM-BIOS emulation routine is described by using these functions. User interface module utilizes S/MOTIF and participates in emulating PC monitor and keyboard. The verification environment is tested by executing the MS-DOS commands (DIR, FORMAT, DATE, TIME etc.) with the HDL model of microprocessor, and the display of user interface module verifies that the environment works correctly. In this paper, the method of constructing the verification environment is presented, and the simulation results are summarized.

  • PDF

Applying Methodology for the Safety-Critical S/W Development of Railway Signaling with the Z and Statechart Formal Method (Z와 Statechart에 의한 열차제어시스템 바일탈 소프트웨어 개발 방법 분석)

  • Jo, Hyun-Jeong;Hwang, Jong-Gyu;Yoon, Yong-Ki
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.57 no.2
    • /
    • pp.65-71
    • /
    • 2008
  • Recently, many critical control systems are developed using formal methods. When software applied to such systems is developed, the employment of formal methods in the software requirements specification and verification will provide increased. assurance for such applications. Earlier error of overlooked requirement specification can be detected using formal specification method. Also the testing and full verification to examine all reachable states using model checking to undertake formal verification are able to be completed. In this paper, we propose an eclectic approach to incorporate Z(Zed) formal language and 'Statemate MAGNUM' which is formal method tools using Statechart for applying to the railway signaling systems.

Analysis of the Formal Specification Application for Train Control Systems

  • Jo, Hyun-Jeong;Yoon, Yong-Ki;Hwang, Jong-Gyu
    • Journal of Electrical Engineering and Technology
    • /
    • v.4 no.1
    • /
    • pp.87-92
    • /
    • 2009
  • Many critical control systems are developed using formal methods. When software applied to such systems is developed, the employment of formal methods in the software requirements specification and verification will provide increased assurance for such applications. Earlier errors of overlooked requirement specification can be detected using the formal specification method. Also, the testing and full verification to examine all reachable states using model checking to undertake formal verification are able to be completed. In this paper, we proposed an eclectic approach to incorporate Z(Zed) formal language and 'Statemate MAGNUM', formal method tools using Statechart. Also we applied the proposed method to train control systems for the formal requirement specification and analyzed the specification results.