• Title/Summary/Keyword: Minimized System

Search Result 1,218, Processing Time 0.029 seconds

Development of Functional Fishing Field Game for the Elderly Based on Virtual Reality (가상현실 기반 고령자를 위한 기능성 낚시터 게임 개발)

  • Kim, Min-jeong;Kim, Young-june;Oh, Ha-hyun;Lee, Chung-ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2021.05a
    • /
    • pp.308-311
    • /
    • 2021
  • This paper describes the development of a functional game for preventing dementia for the elderly based on virtual reality. The game was developed using the Unity 3D engine to create a fishing spot, a virtual reality space. In consideration of the fact that the object of the game is an elderly person relatively unfamiliar with the virtual reality, the number of operation buttons is minimized and the sense of resistance and fatigue are reduced by an intuitive game configuration. In addition, the game was designed to give people a sense of accomplishment with a score system after the game, and to encourage them to participate in the game Overall, the developed game consists of main, interface, stage, score, TTS, tutorials, and ending credit. Each category stage is divided into three stages and realized in one integrated environment, and VRHMD can be used to games that enhance memory, attention, and judgment.

  • PDF

2D Analytical Model to Evaluate Behavior of Pipeline in Lowering Phase (자원 이송용 파이프라인의 내리기 단계에서 평면 거동 평가를 위한 해석 모델)

  • Jung Suk Kim;Ki Yong Ann
    • Journal of the Korean Recycled Construction Resources Institute
    • /
    • v.11 no.4
    • /
    • pp.467-475
    • /
    • 2023
  • To ensure the safety of the pipeline against large deformation of the pipeline during lowering construction, the analysis for pipeline becomes emphasized. The FE analysis has a lower efficiency at calculating time, while it could be obtained high accuracy. In this paper, a reasonable analytical model for analysis of pipeline is proposed during lowering-in. This analytical model is partitioned considering the geometrical characteristics and modeled as two parameters Beam On Elastic Foundation and Euler-Bernoulli beam considering the boundary condition. This takes into account the pipeline-soil interaction and the axial forces acting on the pipeline. Previous model can only be applied to standardized conditions, whereas the proposed model defined as Segmented Pipeline Model can be considered for the majority of construction conditions occurred during lowering-in. In addition, minimized assumptions and segmented elements lead to improve the convenience and applicability of modeling. Nevertheless, the model shows accurate results compared to the FE model. Accordingly, it is expected that it will be used efficiently for configuration management as well as safety assessment of pipeline during lowering-in.

Effect of a short-term in vitro exposure time on the production of in vitro produced piglets

  • Hwang, In-Sul;Kwon, Dae-Jin;Kwak, Tae-Uk;Lee, Joo-Young;Hyung, Nam-Woong;Yang, Hyeon;Oh, Keon Bong;Ock, Sun-A;Park, Eung-Woo;Im, Gi-Sun;Hwang, Seongsoo
    • Journal of Embryo Transfer
    • /
    • v.31 no.2
    • /
    • pp.117-121
    • /
    • 2016
  • Although piglets have been delivered by embryo transfer (ET) with in vitro produced (IVP) embryos and blastocysts, a success rate has still remained lower level. Unlike mouse, human, and bovine, it is difficult to a production of piglets by in vitro fertilization (IVF) because of an inappropriate in vitro culture (IVC) system in pig. Therefore, the present study was conducted to investigate whether minimized exposure time in IVC can improve the pregnancy and delivery rates of piglets. Immediately after IVM, the oocytes were denuded and co-incubated with freshly ejaculated boar semen for 3.5 to 4 hours at $38.5^{\circ}C$ under 5% $CO_2$ in air. To avoid long-term exposure to in vitro state, we emitted IVC step after IVF. After that the presumptive zygotes were transferred into both oviducts of the surrogate on the same day or 1 day after the onset of estrus. Pregnancy was diagnosed on day 28 after ET and then was checked regularly every month by ultrasound examination. The 3 out of 4 surrogates were determined as pregnant (75%) and a total of 5 piglets (2 females and 3 males) were delivered at $118.3{\pm}2.5$ days of pregnancy period. In conclusion, a short-term exposure time may be an important factor in the production of IVP-derived piglets. It can be apply to the in vitro production system of transgenic pig by IVF, cloning, and pronuclear microinjection methods.

A Study on Cross-correlation Control Schemes on Walsh and Golay Codes Based on the Orthogonal Transformation and BER Performance Evaluation of Asynchronous CDMA System Using the Modified Codes (직교변환에 의한 Walsh 및 Golay 코드의 상호상관 제어방식과 수정된 코드를 사용한 비동기 CDMA 시스템의 비트오율 성능에 관한 연구)

  • Lee, Won-Chang;Kim, Myoung-Jin
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.9 no.4
    • /
    • pp.304-312
    • /
    • 2008
  • Orthogonal codes like Walsh and Golay codes may have large correlation value when they are not synchronized, hence they are seldom used in asynchronous CDMA systems. Wysocki[1] showed that by multiplying the original Walsh-Hadamard matrix with an orthogonal transformation matrix the resultant matrix sustains orthogonality between row vectors and their cross-correlation can be reduced. Soberly and Wysocki[2] proposed similar scheme on Golay codes. This implies that using the proper orthogonal transformation cross-correlation of Walsh and Golay codes can be reduced, and the transformed codes can be used for user separation in the CDAM reverse link. In this paper we discuss cross-correlation related parameters which affect the performance of an asynchronous CDMA link, and we investigate the correlation properties of the transformed codes. When we designed orthogonal transformation matrices for Walsh and Golay codes, we minimized the maximum value of aperiodic cross-correlation of the codes ($ACC_{max}$) or the mean square value of the aperiodic cross-correlation($R_{cc}$) with preserving the orthogonality of the modified codes. We also evaluate the asynchronous CDMA system that uses the transformed Walsh and Golay codes.

  • PDF

Construction Methods of Switching Network for a Small and a Large Capacity AMT Switching System (소용량 및 대용량의 ATM시스템에 적합한 스위칭 망의 구성 방안)

  • Yang, Chung-Ryeol;Kim, Jin-Tae
    • The Transactions of the Korea Information Processing Society
    • /
    • v.3 no.4
    • /
    • pp.947-960
    • /
    • 1996
  • The primary goal for developing high performance ATM switching systems is to minimized the probability of cell loss, cell delay and deterioration of throughput. ATM switching element that is the most suitable for this purpose is the shared buffer memory switch executed by common random access memory and control logic. Since it is difficult to manufacture VLIS(Very Large Scale Integrated circuit) as the number of input ports increased, the used of switching module method the realizes 32$\times$32, 150 Mb/s switch utilizing 8$\times$8, 600Mb/s os 16$\times$16, 150Mb/s unit switch is latest ATM switching technology for small and large scale. In this paper, buffer capacity satisfying total-memory-reduction effect by buffer sharing in a shared buffer memory switch are analytically evalu ated and simulated by computer with cell loss level at traffic conditions, and also features of switching network utilizing the switching module methods in small and large-capacity ATM switching system is analized. Based on this results, the structure in outline of 32$\times$32(4.9Gb/s throughput), 150Mb/s switches under research in many countries is proposed, and eventually, switching-network structure for ATM switching system of small and large and capacity satisfying with above primary goals is suggested.

  • PDF

A Study on the Size of Buildings for Utilizing the Limit Slenderness Ratio Approximation Equation of Outrigger Structural System (아웃리거 구조시스템의 한계세장비 근사식 활용을 위한 건물규모에 대한 연구)

  • Yang, Jae-Kwang;Choi, Hyun-Sang
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.20 no.11
    • /
    • pp.19-26
    • /
    • 2019
  • To construct buildings on limited land, the size of the building is important. The development process needs to be minimized because determining the size of a structurally safe building at the planning stage incurs considerable time and cost. This study proposes the Limit Slenderness Ratio Approximation Equation. This study examined an outrigger structure system among several systems proposed for controlling the lateral displacement in tall buildings. This study compared the Limit Slenderness Ratio Approximation Equation with the approximate equation by changing the variables of the building model, and examined the size of the building using the approximate Equation. As an analysis program, the MAIDAS architectural structural analysis program was used to conduct model-specific analysis. The appropriate scale of the building to minimize the error between the approximate value calculated by the Limit Slenderness Ratio Approximation Equation and the analysis result of the structural analysis program is as follows. As the number of outrigger installation increases, the error can be reduced; the ratio of the cores is reasonable, from 20% to 30%, and the arrangement of the column is suitable only for the outer column without an internal column.

The Opening Efficiency of Labor Saving net for the Anchovy Boat Seine (생력형 기선권현망 어구의 전개성능)

  • Jang, Choong-Sik;An, Young-Su;Kim, Koang-Hong
    • Journal of the Korean Society of Fisheries and Ocean Technology
    • /
    • v.41 no.1
    • /
    • pp.9-16
    • /
    • 2005
  • This study was conducted in order to improvement of fishing gear and fishing operating system for anchovy boat seine by labor saving improved nets. Field experiments were carried out observe geometry of nets and fishing operating system by catcher boats. The obtained results are summarized as follows : The Vertical net opening of fore wing net, wing net, inside wing net, square, fore bag net, flapper, after bag net of the labor saving improved net according to the distance between catcher boats were varied in the range of 5.0${\sim}$7.8, 14.4${\sim}$21.1, 16.2${\sim}$21.2, 14.0${\sim}$17.3, 11.7${\sim}$13.9, 5.4${\sim}$6.9, 8.2${\sim}$9.8m respectively, varied in the range of 50${\sim}$78, 25${\sim}$36, 24${\sim}$31, 31${\sim}$38, 61${\sim}$73, 71${\sim}$91, 87${\sim}$104% of the actual ratio of net opening in each part. Labor saving improved net was performed instant net opening in fore wing net and maintained stable net opening and towing depth by means of attached net pendant. Also, it was minimized as net pocket phenomenon leading to guide anchovy for more catch by means of attached body net. The opening in accordance with distance between catcher boats and towing speed. The catch of labor saving improved net was increased than traditional net due to decrement of net resistance by improvement of bag net leading to increasement of towing speed and reduction of escape anchovy as well as improve nets of whole operation system.

Study on Characteristics of Solubilization for Sewage Sludge Using Electronic Field and Ultrasonification (전기장과 초음파를 이용한 하수슬러지의 가용화 특성 연구)

  • Seo, Jang-Won;Han, Ji-Sun;Ahn, Chang-Min;Min, Dong-Hee;Yoo, Yeon-Sun;Yoon, Soon-Uk;Lee, Jong-Gyu;Lee, Jong-Yeon;Kim, Chang-Gyun
    • Journal of Korean Society of Environmental Engineers
    • /
    • v.33 no.9
    • /
    • pp.636-643
    • /
    • 2011
  • Sludge solubilization using sonification has been increasingly used for sludge volume reduction along with enhancing digestion efficiency during anaerobic biogas production. In this study, either electric field or ultrasonification or in combination with were investigated using three types of sludge (return, excess and mixed at G sewage treatment facility) for the most efficient solubilization. As a the closed loop, 200 L of sludge was continuously passing through the solubilization system at an average flow rate of $0.7m^3/h$, which is equivalent to 3.5 times treated per hour for up to 84 times (24 h). Only implying electric field showed no variation for sCOD/tCOD before and after treatment on sludge solubilization regardless of types of sludge. However, employing the ultrasonic or combined system could both increasingly solubilize sludge with regard to the number of passing-through, which more enhanced by the combined. In addition, VSS/TSS was lowered to in the range of 2 and 6% while its particle size, diameter (0.9) and diameter (0.5) were more minimized than that of raw sludge. For return sludge, ultrasonification was more efficiently facilitated for solubilization, whereas electric field-ultrasonification was more preferably applied for excess and mixed sludge. It is concluded that depending on types of sludge, solubilization system must be selectively applied for the most efficient break-up of them.

Design and Implementation of a Temporary Priority Swapping Protocol for Solving Priority Inversion Problems in MicroC/OS-II Real-time Operating System (MicroC/OS-II 실시간 운영체제에서의 우선순위 역전현상 해결을 위한 일시적 우선순위 교환 프로토콜 설계 및 구현)

  • Jeon, Young-Sik;Kim, Byung-Kon;Heu, Shin
    • The KIPS Transactions:PartA
    • /
    • v.16A no.6
    • /
    • pp.463-472
    • /
    • 2009
  • Real-time operating systems must have satisfying various conditions such as effective scheduling policies, minimized interrupt delay, resolved priority inversion problems, and its applications to be completed within desired deadline. The real-time operating systems, therefore, should be designed and developed to be optimal for these requirements. MicroC/OS-II, a kind of Real-time operating systems, uses the basic priority inheritance with a mutex to solve priority inversion problems. For the implementation of mutex, the kernel in an operating system should provide supports for numerous tasks with same priority. However, MicroC/OS-II does not provide this support for the numerous tasks of same priority. To solve this problem, MicroC/OS-II cannot but using priority reservation, which leads to the waste of unnecessary resources. In this study, we have dealt with new design a protocol, so called TPSP(Temporary Priority Swap Protocol), by an effective solution for above-mentioned problem, eventually enabling embedded systems with constrained resources environments to run applications.

An Emulation System for Efficient Verification of ASIC Design (ASIC 설계의 효과적인 검증을 위한 에뮬레이션 시스템)

  • 유광기;정정화
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.10
    • /
    • pp.17-28
    • /
    • 1999
  • In this paper, an ASIC emulation system called ACE (ASIC Emulator) is proposed. It can produce the prototype of target ASIC in a short time and verify the function of ASIC circuit immediately The ACE is consist of emulation software in which there are EDIF reader, library translator, technology mapper, circuit partitioner and LDF generator and emulation hardware including emulation board and logic analyzer. Technology mapping is consist of three steps such as circuit partitioning and extraction of logic function, minimization of logic function and grouping of logic function. During those procedures, the number of basic logic blocks and maximum levels are minimized by making the output to be assigned in a same block sharing product-terms and input variables as much as possible. Circuit partitioner obtain chip-level netlists satisfying some constraints on routing structure of emulation board as well as the architecture of FPGA chip. A new partitioning algorithm whose objective function is the minimization of the number of interconnections among FPGA chips and among group of FPGA chips is proposed. The routing structure of emulation board take the advantage of complete graph and partial crossbar structure in order to minimize the interconnection delay between FPGA chips regardless of circuit size. logic analyzer display the waveform of probing signal on PC monitor that is designated by user. In order to evaluate the performance of the proposed emulation system, video Quad-splitter, one of the commercial ASIC, is implemented on the emulation board. Experimental results show that it is operated in the real time of 14.3MHz and functioned perfectly.

  • PDF