• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.19 no.12
• /
• pp.2498-2507
• /
• 1994

This paper proposes the Doppler frequency tracking system by the optimum synchronization technique which compensates the frequency shifts caused by satellite movement in a coherent digital satellite communication system. A Doppler frequency shift caused by satellite movements and the design theories of the optimum synchronization system are mathematically described. Based on this theory, a Doppler frequency tracking system is implemented via digital signal processing techniques utilizing a DSP chip, RAMs, PROMs, and a 80286 microprocessor. The performance of the designed system was evaluated through the experiments with the INTELSATVA satellite.

• Proceedings of the Korean Society of Computer Information Conference
• /
• 2014.01a
• /
• pp.9-13
• /
• 2014

The performance of large scale software applications has been automatically increasing for last few decades under the influence of Moore's law - the number of transistors on a microprocessor roughly doubled every eighteen months. However, on-chip transistors limitations and heating issues led to the emergence of multicore processors. The energy efficient ARM based System-on-Chip (SoC) processors are being considered for future high performance computing systems. In this paper, we present a case study of two widely used parallel programming models i.e. MPI and MapReduce on distributed memory cluster of ARM SoC development boards. The case study application, Black-Scholes option pricing equation, was parallelized and evaluated in terms of power consumption and throughput. The results show that the Hadoop implementation has low instantaneous power consumption that of MPI, but MPI outperforms Hadoop implementation by a factor of 1.46 in terms of total power consumption to execution time ratio.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.3 no.1
• /
• pp.19-24
• /
• 2008

To reduce time-to-market, more and more embedded system developers and system-on-chip designers rely on microprocessor-based design methodology. ARM processor has been a major player in this industry over the last 10 years. However, there are many restrictions on developing embedded software using ARM processor in the early design stage. For those who are not familiar with embedded software development environment or who cannot afford to have an expensive embedded hardware equipment, testing their software on a real ARM hardware platform is a challenging job. To overcome such a problem, we have designed VMA (Virtual ARM Machine), which offers easier testing and debugging environment to ARM based embedded system developers. Major benefits that can be achieved by utilizing a virtual ARM platform are (1) reducing development cost, (2) lowering the entrance barrier for embedded system novices, and (3) making it easier to test and debug embedded software designs. Unlike many other purely software-oriented ARM simulators which are independent of real hardware platforms, VMA is specifically targeted on SYS-Lab 5000 ARM hardware platform, (designed by Libertron, Inc.), which means that VMA imitates behaviors of embedded software as if the software is running on the target embedded hardware as closely as possible. This paper will describe how VMA is designed and how VMA can be used to reduce design time and cost.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.32 no.5
• /
• pp.84-90
• /
• 2004

A prediction of SEE rates for a candidate microprocessor is made based on the ground experiment results with a proton accelerator. Populations of charged particles in space are estimated with numerical models such as AP8, JPL91 and CREME. The cross section curves that are previously obtained with the accelerator are then employed for SEE prediction. Both the high and low inclinations are considered for low-earth orbits with nominal altitudes of about 685km. The results show that the occurrence rate of SEEs for the candidate device is acceptable for low-inclinations, but can be considerable under worst conditions for high inclinations.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2006.05a
• /
• pp.386-389
• /
• 2006

At ubiquitous environment of the future, the platform that is mobile and suitable in such environment transmit and receive many data freely. In medical treatment field, medical device with advancement of the sensor and multimedia technique will develop as the household and hand-held device. So It will be developed as the health care device easily exchanging data to other devices and transmitting information of medical device to server. In this paper, currently the mobile platform based on the PXA255 such as a powerful microprocessor which connected the WLAN for guaranteeing a mobility and a speed transmits medical information to hospital server. It put an importance in providing the system for an efficient service.

• Journal of Digital Contents Society
• /
• v.18 no.5
• /
• pp.881-888
• /
• 2017

Logic design using multiplexer has been used as a useful method for design convenience and flexibility in structural digital system design. In this paper, we analyze the effect of don't care conditions on logic optimization in a multiplexer-based logic design, which was not discussed enough in the previous studies in multiplexer based logic design, and describe the use of don't care conditions for designing of a single multiplexer and multiple multiplexer-based logic design. Especially, the design method when the number of data input is not 2m (as the number of selection lines is m) is considered. We also describe how to apply the proposed technique to the digital logic design education in conjunction with microprocessor design using Arduino which is widely used in creative engineering education recently.

• Journal of KIISE
• /
• v.41 no.10
• /
• pp.745-761
• /
• 2014

To address the problems of existing traffic information acquisition systems such as high cost and low scalability, wireless sensor networks (WSN)-based traffic information acquisition systems have been studied. WSN-based systems have many benefits including high scalability and low maintenance cost. Recently, various sensors are studied for traffic surveillance based on WSN, such as magnetic, acoustic, and accelerometer sensors. However, ultrasonic sensor based systems have not been studied. There are many issues for WSN-based systems, such as battery driven operation and low computing power. Thus, power saving methods and specific algorithms with low complexity are necessary. In this paper, we introduce optimal methodologies for power saving of ultrasonic sensors based on the modeling and analysis in detail. Moreover, a new vehicle detection algorithm for low complexity using ultrasonic data is presented. The proposed methodologies are implemented in a tiny microprocessor. The evaluation results show that our algorithm has high detection accuracy.

• Journal of Advanced Marine Engineering and Technology
• /
• v.35 no.2
• /
• pp.288-294
• /
• 2011

In this paper, the FPGA-based SoC board (Xilinx Virtex-4 ML401 EVM) is adopted to control electrical power inverter system. For marine application, its performance is shown on PC-based system for monitoring electrical characteristics of a power inverter using by the NMEA 2000 protocol. This power inverter system is achieved in Real-Time monitoring and control by dual micro-processor operation on embedded FPGA-based SoC board. One micro processor is for control (Control processor) electrical power inverter using by PWM signal. And the other microprocessor (Communication processor) is for communication with PC-based monitoring system. The two-processor is communicating each other using by dual-port ram (DPRAM). PC-based system user can control and monitor information of the electrical power inverter via NMEA 2000 based communication processor. Control and monitoring information includes the inverter status and configuration. SoC board converts this information to Parameter Group Numbers (PGNs) in the NMEA 2000 protocol. This system can be applied to marine power electronics for distributed power generation, transmission or regulation systems on the ship.

• The KIPS Transactions:PartA
• /
• v.18A no.6
• /
• pp.265-270
• /
• 2011

Even though 32-bit ISA based microprocessors are widely used more and more, 16-bit ISA based processors are still being frequently employed for embedded systems. Intel 8086, 80286, Motorola 68000, and ADChips AE32000 are the representatives of the 16-bit ISA based processors. However, due to less expressiveness of the 16-bit ISA from its narrow bit width, we need to execute more 16-bit instructions for the same implementation compared to 32-bit instructions. Because the number of executed instructions is a very important factor in performance, we have to resolve the problem by improving the expressiveness of the 16-bit ISA. In this paper, we propose a new pair register allocation algorithm to enhance an original graph-coloring based register allocation algorithm. Also, we explain about both the performance result and further research directions.

• Smart Structures and Systems
• /
• v.2 no.2
• /
• pp.115-126
• /
• 2006

The Terra-Scope system is an affordable 4-D down-hole seismic monitoring system based on independent, microprocessor-controlled sensor Pods. The Pods are nominally 50 mm in diameter, and about 120 mm long. They are expected to cost approximately $6000 each. An internal 16-bit, extremely low power MCU controls all aspects of instrumentation, eight programmable gain amplifiers, and local signal storage. Each Pod measures 3-D acceleration, tilt, azimuth, temperature, and other parametric variables such as pore water pressure and pH. Each Pod communicates over a standard digital bus (RS-485) through a completely web-based GUI interface, and has a power consumption of less than 400 mW. Three-dimensional acceleration is measured by pure digital force-balance MEMS-based accelerometers. These accelerometers have a dynamic range of more than 115 dB and a frequency response from DC to 1000 Hz with a noise floor of less than $30ng_{rms}/{\surd}Hz$. Accelerations above 0.2 g are measured by a second set of MEMS-based accelerometers, giving a full 160 dB dynamic range. This paper describes the system design and the cooperative shared-time scheduler implemented for this project. Restraints accounted for include multiple data streams, integration of multiple free agents, interaction with the asynchronous world, and hardened time stamping of accelerometer data. The prototype of the device is currently undergoing evaluation. The first array will be installed in the spring of 2006.