• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2012년도 전력전자학술대회 논문집
• /
• pp.445-446
• /
• 2012

Recently the interest in wireless power transfer have been studied. ECR (Electromagnetic Coupled Resonance) device, depending on the size of the frequency characteristics of the structure, increasing in volume and larger volume of wireless power transmission device to make use of ECR is a big barrier. So to solve this problem for ECR device miniaturization and high efficiency has been actively studied. In this paper, the size of the device for ECR IM (Impedance Matching) by applying a one-turn coil circuit, remove the device in the form of ECR Network Analyzer measured by removing the one-turn coil has demonstrated the possibility of the device in the form of ECR.

• 대한전자공학회논문지
• /
• 제24권3호
• /
• pp.413-419
• /
• 1987

In this paper, self-oscillating mixer is designed by small signal S-parameter and series feedback circuit. The input-output matching circuit is accomplished from double stub and additional matching stub. The self-oscillating mixer is oscillating itself and amplifies without any external local oscillator and an intermediate frequency amplifier, so it has advantages in its economical and system simplification. The experimental results show the maximum conversion gain 1.5d B and the noise figure 6.5d B at RF center frequency 4GHz and IF 1.1GHz` output oscillating power 4d Bm, efficiency 13.4%, stability -10MHz/V and -0.5MHz/\ulcornerC at oscillating frequency 5.1GHz.The rejection band loss characteristics in band pass filter and low pass filter are -40d B and -30d B, respectively.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제9권4호
• /
• pp.216-224
• /
• 2009

The endless scaling down of the semiconductor process made the impact of the power network noise on the performance of the state-of-the-art chip a serious design problem. This paper compares the performances of two popular circuit reduction approaches used to improve the efficiency of power network noise analysis: moment matching-based model order reduction (MOR) and node elimination-based MOR. As the benchmarks, we chose PRIMA and R2Power as the matching-based MOR and the node elimination-based MOR. Experimental results indicate that the accuracy, efficiency, and memory requirement of both methods very strongly depend on the structure of the given circuit, i.e., numbers of the nodes and sources, and the number of moments to preserve for PRIMA. PRIMA has higher accuracy in general, while the error of R2Power is also in the acceptable range. On the other hand, PRIMA has the higher efficiency than R2Power, only when the numbers of nodes and sources are small enough. Otherwise, R2Power clearly outperforms PRIMA in efficiency. In the memory requirement, the memory size of PRIMA increases very quickly as the numbers of nodes, sources, and preserved moments increase.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 II
• /
• pp.1125-1128
• /
• 2003

This paper presents the design method of a Colpitts type oscillator with coplanar waveguide(CPW) structures in the range of Ka-band frequency for transmitter and receiver modules. Series short stubs of CPW patterns provide inductances and capacitances in the range of Ka-band which can be expressed as a CLC-$\pi$ equivalent circuit. The experimentation has employed ro4003 substrates as a CPW substrate which has a dielectric constant of 3.38 and a signal and ground space of 100um. A method of momentum simulation for the CPW patterns has performed with an ADS software tool of Hewlett-Packard Corp. Inductance and capacitance circuits of a Colpitts oscillator was interconnected to a MESFET with CPW bend structures of including the input and output impedance matching circuits of the active transistor. Circuit parameters for impedance matching were determined through the network conversion to the equivalent length of CPW transmission lines by using T-network 1 $\pi$-network conversion circuit. A Colpitts oscillator was fabricated on the substrate of a area of 8.5mm x 17.4mm with a MESFET of Fujitsu FMM5704X and CPW series short stubs. The design suggested the possibility of realizing oscillators on a planar surface for the wireless system of tansmitter and receiver modules in the frequency range of 30GHz

• 전기전자학회논문지
• /
• 제22권3호
• /
• pp.874-877
• /
• 2018

인쇄 회로 기판(PCB: printed circuit board)에는 다수의 표면 실장 부품(SMD: surface mount device)이 장착되어 상호 연결되며, 이들을 연결하는 배선의 전송 특성이 나빠지면 시스템의 성능이 감소하게 된다. PCB와 SMD를 연결하는 패드는 PCB 전송 특성에 큰 영향을 미치기 때문에 패드의 위치도 최적화되어야 한다. 본 논문에서는 패드 정렬이 PCB 전송 특성에 미치는 영향을 시뮬레이션 하였다. 주파수가 비교적 낮은 경우에는 패드 정렬이 PCB 전송 특성에 큰 영향을 미치지 않지만 주파수가 높아지거나 패드 크기가 커질수록 패드 정렬에 따른 영향이 커진다. 따라서 목표 주파수와 패드 크기에 따라 세심하게 패드 정렬을 선택할 필요가 있다. 특히 12~18 GHz의 Ku-밴드 주파수 대역에서는 기존의 중앙 정렬 패드보다 제안하는 측면 정렬 패드가 전체적으로 유리하다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2008년도 제39회 하계학술대회
• /
• pp.1959-1960
• /
• 2008

The Logic Built In Self Test (LBIST) technique is substantially applied in chip design in most many semiconductor company in despite of unavoidable overhead like an increase in dimension and time delay occurred as it used. Currently common LBIST software uses the MISR (Multiple Input Shift Register) However, it has many considerations like defining the X-value (Unknown Value), length and number of Scan Chain, Scan Chain and so on for analysis of result occurred in the process. So, to solve these problems, common LBIST software provides the solution method automated. Nevertheless, these problems haven't been solved automatically by Tri-state Bus in logic circuit yet. This paper studies the algorithm that it also suggest algorithm that reduce additional circuits and time delay as matching of pattern about 2-type circuits which are CUT(circuit Under Test) and additional circuits so that the designer can detect the wrong location in CUT: Circuit Under Test.

• 한국전자파학회논문지
• /
• 제26권6호
• /
• pp.593-596
• /
• 2015

본 논문은 무선전력전송 시스템에 활용할 수 있도록 낮은 드레인 전압에서 높은 효율을 가지는 class E 전력증폭기를 설계하였다. 붕괴전압이 40 V인 Si MOSFET을 이용하여 드레인 바이어스 전압이 12.5 V인 13.56 MHz 전력증폭기를 설계하였다. 출력 전력 및 효율을 개선하기 위하여 품질계수가 우수한 솔레노이드 인덕터를 제작하여 출력 정합회로에 사용하였다. 발진 방지와 간단한 회로 구성을 위하여 인덕터와 저항으로 입력 정합회로를 구성하였다. 측정 결과, 제작된 전력증폭기는 13.56 MHz에서 38.6 dBm의 출력전력과 16.6 dB의 전력이득, 그리고 89.3 %의 높은 전력부가효율을 보였다.

• Journal of electromagnetic engineering and science
• /
• 제17권2호
• /
• pp.108-110
• /
• 2017

The global positioning system (GPS) is a useful system in civilian and military applications. However, because of the weak signal, GPS receivers are vulnerable to interference caused by unwanted signals or intentional jammers. To alleviate this issue, a controlled reception pattern antenna (CRPA) array can be employed to adaptively place radiation pattern nulls toward the direction of the signal interference. The performance of the CRPA array improves as the number of antenna elements increases. Therefore, antenna miniaturization is highly desirable for CRPA applications. We designed a compact CRPA array based on seven electrically miniaturized microstrip patch antennas (MPAs) on a 5-inch ground platform. We used a non-Foster matching circuit to match efficiently miniaturized MPAs on an FR-4 substrate. Experimental results show that the non-Foster matching circuit significantly improves such elements of antenna performance as return loss and antenna gain. In addition, we confirmed that the mutual coupling of the proposed CRPA array is less than -45 dB.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2003년도 하계학술대회 논문집 Vol.4 No.2
• /
• pp.1188-1191
• /
• 2003

In this paper, we focus our attention on the improvement of locking time and jitter parameter and propose the new structure of PLL which combined with the FVC, FOVI Matcher(FVC-Output and VCO-input Matching Circuit), Control Circuit and the conventional charge pump PLL. Using fast operation characteristics of the FVC, the circuit matching FVC-Output and VCO-input (FOVI Matcher) made to synchronize very fast. Fast locking time is usually required for application where the PLL has to settle rapidly if they switch from an idle mode to a normal mode and to track high-frequency data bit rate in data recovery systems. After a fast acqusition is achieved by the using the FVC, the conventional PLL operates for removing the phase error between the reference signal and the feedback signal. Therefore this structure can improve the trade-off between acquisition behavior and locked behavior.

• 반도체디스플레이기술학회지
• /
• 제5권4호
• /
• pp.17-22
• /
• 2006

In the manufacturing processes of semiconductor, test process is important for quality of products. In the manufacturing process of dynamic memory, memory test is more important. So, automatic test equipment(ATE) is used necessarily. But, according to increase of speed of dynamic memory operation, the rapid test equipment is needed. Impedance matching between ATE and dynamic memory is expected to be an important problem for making a rapid test equipment over 1Gbps. According to increase of speed, inner impedance of ATE also works on important parameter for test. This paper is about the method that is for impedance matching of inner impedance and coaxial cable occurring in manufacturing of ATE. We proved effects of inner impedance by electric theory and verified the method of impedance matching using computer simulation.