• Title/Summary/Keyword: Link speed

Search Result 701, Processing Time 0.028 seconds

Design and Experiment Results of High-Speed Wireless Link Using Sub-terahertz Wave Generated by Photonics-Based Technology

  • Kim, Sungil;Ahn, Seung-Ho;Park, Seong Su
    • ETRI Journal
    • /
    • v.35 no.4
    • /
    • pp.578-586
    • /
    • 2013
  • Using a sub-terahertz (sub-THz) wave generated using a photonics-based technology, a high-speed wireless link operating at up to 10 Gbps is designed and demonstrated for realization of seamless connectivity between wireless and wired networks. The sub-THz region is focused upon because of the possibility to obtain sufficient bandwidth without interference with the allocated RF bands. To verify the high-speed wireless link, such dynamic characteristics as the eye diagrams and bit error rate (BER) are measured at up to 10 Gbps for non-return-to-zero pseudorandom binary sequence $2^{31}-1$ data. From the measurement results, a receiver sensitivity of -23.5 dBm at $BER=10^{-12}$ is observed without any error corrections when the link distance between the transmitter and receiver is 3 m. Consequently, we hope that our design and experiment results will be helpful in implementing a high-speed wireless link using a sub-THz wave.

High Speed Serial Link Transmitter Using 4-PAM Signaling (4-PAM signaling을 이용한 high speed serial link transmitter)

  • Jeong, Ji-Kyung;Lee, Jeong-Jun;Burm, Jin-Wook;Jeong, Young-Han
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.11
    • /
    • pp.84-91
    • /
    • 2009
  • A high speed serial link transmitter using multi-level signaling is proposed. To achieve high data rate m high speed serial link, 4-pulse amplitude modulation (PAM) is used. By transmitting 2 bit data in each symbol time, high speed data transmission, two times than binary signaling, is achieved. The transmitter transmits current-mode output instead of voltage-mode output Current-mode output is much faster than voltage-mode output, so higher data transmission is available by increasing switching speed of driver. $2^5-1$ pseudo-random bit sequence (PRBS) generator is contained to perform built-in self test (BIST). The 4-PAM transmitter is designed in Dongbu HiTek $0.18{\mu}m$ CMOS technology and achieves 8 Gb/s, 160 mV of eye height with 1.8 V supply voltage. The transmitter consumes only 98 mW for 8 Gb/s transmission.

Fuzzy Vibration Control of 3 DOF Robot Manipulator with Flexible Link (유연한 링크를 가진 3자유도 로봇조작기 진동의 펴지제어)

  • Kim, Jae-Won;Yang, Yang, Hyun-Seok;Park, Park, Young-Pil
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.20 no.12
    • /
    • pp.3883-3891
    • /
    • 1996
  • Performance and productivity of robot manipulator can be improved by increasing its working speed and extending its link length. But heavy weght of the commercial robot links, considered as "rigid body", limits its mazimum working speed and the weght of the links can be reduced for high speed operation. But this light-weight link or long link for special use cannot be consideredas "rigid" structure and vibration of the link due to its flexibility causes errors in end-effector position and orientation. Thus the elastic behaviro of the flexible link should be taken care of for increasing work speed and getting smaller error of end-effector position. In this paper, the fuzzy control theory is selected to design the controller which controlos the joint positions of the robot manipulator and suppress the vibration of flexible link. In the forst place, for the 1 DOF flexible link system, the fuzzy control theory is implemented. The contdroller for the 1 DOF flexible link system is designed. Experimental research is carried out to examine the controllability and the validity of the fuzzy control theory based controller. Next, using the extended desing schemes for the case of the 1 DOF flexible link system and usign the experimental phenomena of the 3 DOF flexible link system, the fuzzy controller for the 3 DOF flexible link system is desinged and experimented.ed and experimented.

Modeling and Analysis of High Speed Serial Links (SerDes) for Hybrid Memory Cube Systems (하이브리드 메모리 큐브 (HMC) 시스템의 고속 직렬 링크 (SerDes)를 위한 모델링 및 성능 분석)

  • Jeon, Dong-Ik;Chung, Ki-Seok
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.12 no.4
    • /
    • pp.193-204
    • /
    • 2017
  • Various 3D-stacked DRAMs have been proposed to overcome the memory wall problem. Hybrid Memory Cube (HMC) is a true 3D-stacked DRAM with stacked DRAM layers on top of a logic layer. The logic die is mainly used to implement a memory controller for HMC, and it is connected through a high speed serial link called SerDes with a host that is either a processor or another HMC. In HMC, the serial link is crucial for both performance and power consumption. Therefore, it is important that the link is configured properly so that the required performance should be satisfied while the power consumption is minimized. In this paper, we propose a HMC system model included the high speed serial link to estimate performance accurately. Since the link modeling strictly follows the link flow control mechanism defined in the HMC spec, the actual HMC performance can be estimated accurately with respect to each link configuration. Various simulations are conducted in order to deduce the correlation between the HMC performance and the link configuration with regard to memory utilization. It is confirmed that there is a strong correlation between the achievable maximum performance of HMC and the link configuration in terms of both bandwidth and latency. Therefore, it is possible to find the best link configuration when the required HMC performance is known in advance, and finding the best configuration will lead to significant power saving while the performance requirement is satisfied.

A New Fast P2P Video Transmission Method Applied in Asymmetrical Speed Channel Environment

  • Wang, Zhang;Zhang, Jixian;Li, Haitao;Liu, Jian
    • Journal of Communications and Networks
    • /
    • v.12 no.3
    • /
    • pp.209-215
    • /
    • 2010
  • In an asymmetrical speed channel environment like asymmetric digital subscriber line, the up-link bandwidth is normally smaller than the down-link bandwidth, which will lead to extremely low utilization of down-link bandwidth when current P2P video transmission is applied. To overcome this, a new fast P2P video transmission method applied in an asymmetrical speed channel environment is proposed in this paper. On the basis of the many-to-one concept, the proposed method uses a new multipeer aggregation technique to enhance the utilization of down-link bandwidth. In addition, an adaptive peer assignment algorithm is also introduced in order to minimize the overall transmission time. Experimental results show that by using our proposed method, the utilization of down-link bandwidth is significantly improved, and the overall transmission time is greatly reduced.

A Study on the Standard Link-based Travel Speed Calculation System Using GPS Tracking Information (GPS 운행궤적정보를 이용한 표준링크기반 통행속도 산출 시스템 연구)

  • Song, Gil jong;Hwang, Jae Seon;Lim, Jae Jung;Jung, Eui Yong
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.18 no.5
    • /
    • pp.142-155
    • /
    • 2019
  • This study was conducted with the aim of developing a system to collect taxi GPS probe information to prevent link defects and to improve the accuracy of the standard link-based travel speed by determining when to go into and come out the link. For this purpose, a framework and algorithm consisting of a five-step process for standard link-based map matching and individual vehicle travel speed are presented and used it to calculate the average travel speed of the service link. Two on-site surveys of Teheran and Hakdong-ro were conducted to verify the results by the methods proposed in this paper. On the basis of the overall time of the field survey, the deviation in the travel speed was 0.2 km/h and 0.6 km/h, the accuracy was 99% and 96%, and the MAPE(Mean Absolute Percentage Error) was 1% and 4% in Teheran and Hakdong-ro, respectively. These results were more accurate thand those obtained using conventional methodologies without standard links.

DC link voltage control method in the sinusoidal current drive system for dental hand-piece PMSM (치과 핸드피스용 고속 PMSM의 정현파 구동을 위한 인버터 직류 링크전압 제어기법)

  • Jeon, Geum-Sang;Park, Jae-Seung;Park, Sang-Uk;Kim, Sang-Hee;Ahn, Hee-Wook
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.12 no.4
    • /
    • pp.16-21
    • /
    • 2013
  • This paper presents a DC link voltage control method to reduce the ripple current and the switching loss in the sinusoidal current drive system for the wide-speed range PMSM. The DC link voltage of the three phase inverter in the sinusoidal current drive system is designed by the back-EMF voltage at maximum speed of the PMSM. In general, the drive systems have used the constant DC link voltage without reference to the motor speed. The current ripple causes hysteresis loss and makes noise. In addition, the switching loss on the inverter increases in proportion to the rise in the DC link voltage. In this paper, we propose the variable DC link voltage control method to reduce the current ripple in the PMSM drive system. We show reduction effect of the current repple and the switching loss through simulation results.

An Improved Voltage Control Scheme for DC-Link Voltage Balancing in a Four-Level Inverter (4-레벨 인버터의 DC-링크 전압 균형을 위한 향상된 전압 제어 기법)

  • Kim, Rae-Yeong;Lee, Yo-Han;Choe, Chang-Ho;Hyeon, Dong-Seok
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.48 no.10
    • /
    • pp.544-554
    • /
    • 1999
  • Multi-level inverters are now receiving widespread interest form the industrial drives for high power variable speed applications. Especially, for the high power variable speed applications, a diode clamped multi-level inverter has been widely used. However, it has the inherent problem that the voltage of the link capacitors fluctuates. This paper describes a voltage control scheme effectively to suppress the DC-link potential fluctuation for a diode clamped four-level inverter. The current to flow from/into the each link capacitor is analyzed and the operation limit is obtained when a conventional SVPWM is used. To overcome the operation limit, a modified carrier-based SVPWM is proposed. Various simulation and experiment results are presented to verify the proposed voltage control scheme for DC-link voltage balancing.

  • PDF

A Performance Improvement Method of PMSM Torque Control Considering DC-link Voltage Variation (DC-link 전압변동을 고려한 PMSM 토크제어의 성능 향상 방법)

  • Lee, Jung-Hyo;Won, Chung-Yuen
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.28 no.11
    • /
    • pp.112-122
    • /
    • 2014
  • This paper proposes a PMSM torque control method considering DC-link voltage variation and friction torque. In general EV/HEV application, two dimensions look-up table(2D-LUT) is used for reference current generation due to its stable and robust torque control performance. Conventionally, this 2D-LUT is established by flux-torque table to overcome the DC-link voltage variation. However, the flux table establishment is more complex than the speed table establishment. Moreover, one flux data reflects several speed conditions in variable DC-link voltage, friction torque cannot be considered by using the flux table. In this paper, speed-torque 2D-LUT is used for current reference generation. With this table, PMSM torque control is well achieved regardless of DC-link voltage variation by the proposed control method. Simulation and experimental results validate improvement of torque control error through friction torque compensation.

Estimation of Allowable Path-deviation Time in Free-space Optical Communication Links Using Various Aircraft Trajectories

  • Kim, Chul Han
    • Current Optics and Photonics
    • /
    • v.3 no.3
    • /
    • pp.210-214
    • /
    • 2019
  • The allowable path-deviation time of aircraft in a free-space optical communication system has been estimated from various trajectories, using different values of aircraft speeds and turn rates. We assumed the existence of a link between the aircraft and a ground base station. First, the transmitter beam's divergence angle was calculated through two different approaches, one based on a simple optical-link equation, and the other based on an attenuation coefficient. From the calculations, the discrepancy between the two approaches was negligible when the link distance was approximately 110 km, and was under 5% when the link distance ranged from 80 to 140 km. Subsequently, the allowable path-deviation time of the aircraft within the tracking-error tolerance of the system was estimated, using different aircraft speeds, turn rates, and link distances. The results indicated that the allowable path-deviation time was primarily determined by the aircraft's speed and turn rate. For example, the allowable path-deviation time was estimated to be ~3.5 s for an aircraft speed of 166.68 km/h, a turn rate of $90^{\circ}/min$, and a link distance of 100 km. Furthermore, for a constant aircraft speed and turn rate, the path-deviation time was observed to be almost unchanged when the link distance ranged from 80 to 140 km.