• Title/Summary/Keyword: Line voltage unbalance rate

Search Result 2, Processing Time 0.021 seconds

Calculation of Reclosing Dead Time of 500 kV Horizontal Single Circuit Transmission Line (500 kV 수평배열 1회선 송전선로의 재폐로 무전압시간 산정)

  • Shim, E.B.;Kwak, J.S.;Joo, H.J.;Park, H.S.;Kang, Y.W.
    • Proceedings of the KIEE Conference
    • /
    • 2005.07a
    • /
    • pp.641-643
    • /
    • 2005
  • It is usual to operate the long transmission line with transposition of each phase in order to avoid voltage unbalance due to unbalanced capacitances at each phase of the line end. This paper described the Ferranti voltage rise of line end, charging current and secondary arc current according to the transposition of line or not. The positive and negative sequence current was derived by the phase current, and then the unbalanced rate was calculated. Then, we obtained the reclosing dead time of the single phase reclosing scheme for 500 kV single circuit horizontal arrangement transmission line system.

  • PDF

Mitigation of Voltage Unbalances in Bipolar DC Microgrids Using Three-Port Multidirectional DC-DC Converters

  • Ahmadi, Taha;Rokrok, Esmaeel;Hamzeh, Mohsen
    • Journal of Power Electronics
    • /
    • v.18 no.4
    • /
    • pp.1223-1234
    • /
    • 2018
  • In this paper, a new three-port multidirectional DC-DC converter is proposed for integrating an energy storage system (ESS) to a bipolar DC microgrid (BPDCMG). The proposed converter provides a voltage-balancing function for the BPDCMG and adjusts the charge of the ESS. Thanks to the multi-functional operation of the proposed converter, the conversion stages of the system are reduced. In addition, the efficiency and weight of the system are improved. Therefore, this converter has a significant capability when it comes to use in portable BPDCMGs such as electric DC ships. The converter modes are analyzed and small-signal models of the converter in each of the independent modes are extracted. Finally, comprehensive simulation studies are carried out and a BPDCMG laboratory prototype is implemented in order to verify the performance of the proposed voltage balancer using the burst mode control scheme.