• The Korean Journal of Pain
• /
• v.34 no.4
• /
• pp.487-500
• /
• 2021

Background: Although the erector spinae plane block has been used in various truncal surgical procedures, its clinical benefits in patients undergoing spinal surgery remain controversial. The aim of this meta-analysis was to evaluate the clinical benefits of erector spinae plane block in patients undergoing spinal surgery. Methods: We searched the Cochrane Library, PubMed, EMBASE, and China National Knowledge Infrastructure for randomized controlled trials comparing the erector spinae plane block with a nonblocked control for spinal surgery. Results: Twelve studies encompassing 696 subjects were included in our systematic review and meta-analysis. We found that the erector spinae plane block decreased postoperative pain scores and opioid consumption in the postoperative and intraoperative periods. Moreover, it prolonged the time to the first rescue analgesic, reduced the number of patients who required rescue analgesia, and lowered the incidence of postoperative nausea and vomiting. However, it did not exhibit efficacy in decreasing the incidence of urinary retention and itching or shortening the length of hospital stays, or the time to first ambulation. Conclusions: Erector spinae plane block improves analgesic efficacy among patients undergoing spinal surgery compared with nonblocked controls; however, there is insufficient evidence regarding the benefits of erector spinae plane block for rapid recovery.

• THE INTERNATIONAL COMMERCE & LAW REVIEW
• /
• v.75
• /
• pp.137-158
• /
• 2017

Traditional banking systems of transactions are being replaced by FfinTech. Block Chain System can be a key point in Fourth Industrial Revolution such as AI, Big Data, IOT and also can be used as a tools of smart contract or smart payment systems in International Trade. If banking regulation is to be liberalized FinTech would be more activated in Korea and various attempts would be available especially smart payment in business. There are so many levels to be achieved from the time of contract to the time of clearance. We cannot expect speed and range of IT advancement and international trade, Block Chain system will challenge the traditional banking process. First, Block Chain Payment system can be used in P2P, B2B transaction and also T/T in small business. Second, Bit Coin transaction can be available within the parties without the Trusted Third Party. Third, By using of Block Chain system Traditional International Trade process can be altered.

• KSCE Journal of Civil and Environmental Engineering Research
• /
• v.26 no.5D
• /
• pp.723-730
• /
• 2006

Recently, The flexible moving block system in train operation has been introduced to the worldwide rail transportation markets. This paper is a comparative study of the conventional fixed block systems effects and the flexible moving block system on train operating time saving. Based on the literature review, the new algorithm is developed. It is to calculate the optimum headway time of the train. The proposed algorithm can overcome some of the existing algorithm problems, such as the limits of the data and unaware of the rail characteristic. The total travel time saving effect has been analyzed by applying the skip stop scheduling system to the each block system. The results of this study indicated that the total travel time is approximately 40% decreased and the schedule velocity is approximately 24% improved when the moving block system is applied. The results of this study could be used as a theoretical basis for the selection of rail signal system in Seoul's subway number 2 line.

• Journal of Communications and Networks
• /
• v.9 no.1
• /
• pp.75-83
• /
• 2007

Orthogonal frequency division multiplexing (OFDM) systems with multiple transmit antennas can exploit space-time block coding on each subchannel for reliable data transmission. Spacetime coded OFDM systems, however, are very sensitive to time variant channels because the channels need to be static over multiple OFDM symbol periods. In this paper, we propose to mitigate the channel variations in the frequency domain using a linear filter in the frequency domain that exploits the sparse structure of the system matrix in the frequency domain. Our approach has reduced complexity compared with alternative approaches based on time domain block-linear filters. Simulation results demonstrate that our proposed frequency domain block-linear filter reduces computational complexity by more than a factor of ten at the cost of small performance degradation, compared with a time domain block-linear filter.

• Journal of the Society of Naval Architects of Korea
• /
• v.51 no.3
• /
• pp.239-245
• /
• 2014

This paper deal with the block storage planning problem of storing and retrieving assembly blocks in a temporary storage yard with limited capacity, which is one of the critical managerial problems in shipbuilding. The block storage planning problem is required to minimize the number of relocations of blocks while the constraints for storage and retrieval time windows are satisfied. We first show NP-hardness of the block storage planning problem. Next we propose a heuristic algorithm to generate good quality solutions for larger instances in very short computational time. The proposed heuristic algorithm was validated by comparing the results with the mathematical model presented in the previous study.

• The Transactions of the Korean Institute of Electrical Engineers A
• /
• v.48 no.12
• /
• pp.1554-1563
• /
• 1999

This paper presents the design of high speed processor for a sequence logic control using field programmable gate array(FPGA). The sequence logic controller is widely used for automating a variety of industrial plants. The FPGA designed by VHDL consists of program and data memory interface block, input and output block, instruction fetch and decoder block, register and ALU block, program counter block, debug control block respectively. Dedicated clock inputs in the FPGA were used for high speed execution, and also the program memory was separated from the data memory for high speed execution of the sequence instructions at 40 MHz clock. Therefore it was possible that sequence instructions could be operated at the same time during the instruction fetch cycle. In order to reduce the instruction decoding time and the interface time of the data memory interface, an instruction code size was implemented by 16 bits or 32 bits respectively. And the real time debug operation was implemented for easy debugging the designed processor. This FPGA was synthesized by pASIC 2 SpDE and Synplify-Lite synthesis tool of Quick Logic company. The final simulation for worst cases was successfully performed under a Verilog HDL simulation environment. And the FPGA programmed for an 84 pin PLCC package was applied to sequence control system with inputs and outputs of 256 points. The designed processor for the sequence logic was compared with the control system using the DSP(TM320C32-40MHz) and conventional PLC system. The designed processor for the sequence logic showed good performance.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.19 no.7
• /
• pp.24-35
• /
• 2018

In wireless communications environments, a link adaptation technique that selects the proper rate from among several transmission rates is adopted to cope with variations in channel status. In block coded modulation, the frame time and/or the block length can be adjusted to the channel status. A smaller frame time can cause inter-frame interference (IFI), however, a larger frame time can reduce the data rate. Therefore, frame time is the design factor decided by a tradeoff between performance and the data rate. This paper presents a method to determine the frame time based on the processing gain for the channel model, CM1~CM4, recommended by IEEE 802.15a. Also, a link adaptation technique for block coded modulation is proposed for efficient communications by varying the frame time and the block length. Through simulation, link adaptation can be carried out with a step size of 2~5 nsec in a frame time range of 14~ 50 nsec for channel models CM1~CM4.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.3C
• /
• pp.338-347
• /
• 2007

In this paper, a weighted block adaptive channel estimation (WBA-CE) for a space-time block-coded (STBC) single-carrier transmission with a cyclic-prefix is proposed. In operation of the WBA-CE, a STBC matrix-wise block for filter input symbols is first formulated. Applying a weighted a posteriori error vector-based least-square (LS) criterion for this block, the coefficient correction terms of the WBA-CE are then computed. An approximate steady-state excess mean-square error (EMSE) of the WBA-CE for the stationary optimal coefficient is also analyzed. Simulation results show in a time-varying typical urban (TU) channel that the proposed channel estimator provides better bit-error-rate (BER) performances than conventional algorithms such as the NLMS and RLS channel estimators.

• ETRI Journal
• /
• v.28 no.4
• /
• pp.435-443
• /
• 2006

This paper presents an efficient carrier recovery algorithm combined with a turbo-coding technique in a mobile communication system. By using a block turbo code made up of independently decodable block codes, we can efficiently recover the fast time-varying carrier phase as well as correct channel errors. Our simulation results reveal that the proposed scheme can accommodate mobiles with high speed, and at the same time can reduce the number of iterations to lock the phase.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.25 no.4
• /
• pp.262-267
• /
• 2005

Epidural block under general anesthesia has been widely used to control postoperative pain. In this anesthetic state many hemodynamic parameters are changed. Moreover pulse transit time is influenced by this memodynamic change. m change in the finger and the toe due to relaxation of arterial wall muscle after general anesthesia and epidural block under general anesthesia. This study, in the both general anesthesia and epidural block under general anesthesia, ${\Delta}PTT$ of the toe and of the finger are measured. In addition, ${\Delta}PTT$(toe-finger) of the epidural block under general anesthesia and of the general anesthesia were compared.