• Title/Summary/Keyword: IR-UWB Digital Pulse Generator

Search Result 2, Processing Time 0.015 seconds

A 3~5 GHz Interferer Robust IR-UWB RF Transceiver for Data Communication and RTLS Applications (간섭 신호에 강인한 특성을 갖는 데이터 통신과 위치 인식 시스템을 위한 3~5 GHz 대역의 IR-UWB RF 송수신기)

  • Ha, Jong Ok;Park, Myung Chul;Jung, Seung Hwan;Eo, Yun Seong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.25 no.1
    • /
    • pp.70-75
    • /
    • 2014
  • This paper presents a IR-UWB(Impulse Radio Ultra-Wide Band) transceiver circuit for data communication and real time location system. The UWB receiver is designed to OOK(On-Off Keying) modulation for energy detection. The UWB pulse generator is designed by digital logic. And the Gaussian filter is adopted to reject side lobe in transmitter. The measured sensitivity of the receiver is -65 dBm at 4 GHz with 1 Mbps PRF(Pulse Repetition Frequency). And the measured energy efficiency per pulse is 20.6 pJ/bit. The current consumption of the receiver and transmitter including DA is 27.5 mA and 25.5 mA, respectively, at 1.8 V supply.

Digital Low-Power High-Band UWB Pulse Generator in 130 nm CMOS Process (130 nm CMOS 공정을 이용한 UWB High-Band용 저전력 디지털 펄스 발생기)

  • Jung, Chang-Uk;Yoo, Hyun-Jin;Eo, Yun-Seong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.23 no.7
    • /
    • pp.784-790
    • /
    • 2012
  • In this paper, an all-digital CMOS ultra-wideband(UWB) pulse generator for high band(6~10 GHz) frequency range is presented. The pulse generator is designed and implemented with extremely low power and low complexity. It is designed to meet the FCC spectral mask requirement by using Gaussian pulse shaping circuit and control the center frequency by using CMOS delay line with shunt capacitor. Measurement results show that the center frequency can be controlled from 4.5 GHz to 7.5 GHz and pulse width is 1.5 ns and pulse amplitude is 310 mV peak to peak at 10 MHz pulse repetition frequency(PRF). The circuit is implemented in 0.13 um CMOS process with a core area of only $182{\times}65um^2$ and dissipates the average power of 11.4 mW at an output buffer with 1.5-V supply voltage. However, the core consumes only 0.26 mW except for output buffer.