• Title/Summary/Keyword: I/Q gain mismatch

Search Result 6, Processing Time 0.019 seconds

A 24 GHz I/Q LO Generator for Heartbeat Measurement Radar System (심장박동 측정 레이더를 위한 24GHz I/Q LO 발생기)

  • Yang, Hee-Sung;Lee, Ockgoo;Nam, Ilku
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.11
    • /
    • pp.66-70
    • /
    • 2016
  • This paper presents an 24 GHz I/Q LO generator for a heartbeat measurement radar system. In order to improve the mismatch performance between I and Q LO signals against process variation, a 24 GHz I/Q LO generator employing a low-pass phase shifter and a high-pass phase shifter composed of inductors and capacitors is proposed. The proposed 24 GHz I/Q LO generator consists of an LO buffer, a low-pass phase shifter and a high-pass phase shifter. It was designed using a 65 nm CMOS technology and draws 8 mA from a 1 V supply voltage. The proposed 24 GHz I/Q LO generator shows a gain of 7.5 dB, a noise figure of 2.3 dB, 0.1 dB gain mismatch and $4.3^{\circ}$ phase mismatch between I and Q-path against process and temperature variations for the operating frequencies from 24.05 GHz to 24.25 GHz.

A Fast and Precise Blind I/Q Mismatch Compensation for Image Rejection in Direct-Conversion Receiver

  • Kim, Suna;Yoon, Dae-Young;Park, Hyung Chul;Yoon, Giwan;Lee, Sang-Gug
    • ETRI Journal
    • /
    • v.36 no.1
    • /
    • pp.12-21
    • /
    • 2014
  • In this paper, we propose a new digital blind in-phase/quadrature-phase (I/Q) mismatch compensation technique for image rejection in a direct-conversion receiver (DCR). The proposed image-rejection circuit adopts DC offset cancellation and a sign-sign least mean squares (LMS) algorithm with a unique step size adaptation both for a fast and precise I/Q mismatch estimation. In addition, several performance-optimizing design considerations related to accuracy, speed, and hardware simplicity are discussed. The implementation of the proposed circuit in an FPGA results in an image-rejection ratio (IRR) of 65 dB, which is the best performance with modulated signals, along with an adaptation time of 0.9 seconds, which is a tenfold increase in the compensation speed as compared to previously reported circuits. The proposed technique will be a promising solution in the area of image rejection to increase both the speed and accuracy of future DCRs.

A Joint Scheme of AGC and Gain/Phase Mismatch Compensation for QPSK DCR

  • Song, Yun-Jeong;Lee, Ho-Jin;Ra, Sung-Woong;Kim, Young-Wan
    • ETRI Journal
    • /
    • v.26 no.5
    • /
    • pp.501-504
    • /
    • 2004
  • This paper presents a simple gain/phase blind compensation algorithm with an automatic gain control (AGC) function for the adoption of the AGC function and compensation for gain/phase imbalances in quadrature phase shift keying (QPSK) direct conversion receivers (DCRs). The AGC function is interactively operated with the compensation algorithm for gain/phase imbalances. By detecting the gain sum and difference values between the I-channel and Q-channel, the combined AGC and gain imbalance compensation algorithm provides a simpler DCR architecture.

  • PDF

Image Rejection Method with Circular Trajectory Characteristic of Single-Frequency Continuous-Wave Signal (단일 주파수 연속파 신호의 원형 궤도 특성을 이용한 영상 제거 방법)

  • Park, Hyung-Chul
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.46 no.4
    • /
    • pp.148-156
    • /
    • 2009
  • This paper presents a new image rejection algorithm based on the analysis of the distortion of a single-frequency continuous-wave (CW) signal due to the I/Q mismatch. Existing methods estimated the gain mismatch and phase mismatch on RF receivers and compensated them However, this paper shows that the circular trajectory of a single-frequency CW signal is distorted elliptic-type trajectory due to the I/Q mismatch. Utilizing the analysis, we propose a I/Q mismatch compensation method. It has two processing steps. In the first processing step, the generated signal is rotated to align the major axis of the elliptic-type trajectory diagram with the x-axis. In the second processing step, the Q-channel signal in the regenerated signal is scaled to align the regenerated signal with the transmitted single-frequency CW signal. Simulation results show that a receiver using the proposed image rejection algorithm can achieve an image rejection ratio of more than 70dB. And, simulation results show that the bit error rate performances of receivers using the proposed image rejection algorithm are almost the same as those of conventional coherent demodulators, even in fading channels.

A Phase Recovery and Amplitude Compensation Scheme for QPSK All Digital Receiver Using CORDIC Algorithm (CORDIC 알고리즘을 이용한 QPSK 디지털 수신기의 위상 복원 및 진폭보상방안)

  • Seo, Kwang-Nam;Kim, Chong-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.12C
    • /
    • pp.1029-1034
    • /
    • 2010
  • For All Digital QPSK receivers, a phase recovery scheme is required to fix the arbitrarily rotated I/Q quadrature signals due to the transmission path and clock mismatch between the transmitter and the receiver. The conventional Costas phase recovery loop scheme requires a separate AGC(Automatic Gain Control) to obtain the performance independent of input signal power. This paper proposes a simple scheme which separates the phase and amplitude of the input signal via CORDIC algorithm and performs the phase recovery and amplitude compensation simultaneously. The proposed scheme can considerably reduce the logic resources in hardware implementation, has been verified by C++ and Model Sim simulations.

A new image rejection receiver architecture using simultaneously high-side and low-side injected LO signals (하이사이드와 로우사이드 LO 신호를 동시에 적용하는 새로운 이미지 제거 수신기 구조)

  • Moon, Hyunwon;Ryu, Jeong-Tak
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.18 no.2
    • /
    • pp.35-40
    • /
    • 2013
  • In this paper, we propose a new image rejection receiver architecture using simultaneously the high-side and low-side injected LO signals. The proposed architecture has a lower noise figure (NF) performance and a higher linearity characteristic than the previous receiver architecture using a single LO signal. Also, the proposed receiver shows a higher IRR performance about 6dB than that of the previous Weaver image rejection architecture even though the same gain and phase errors between I-path and Q-path exist. To verify these characteristics, we derive an IRR formular of the proposed architecture as a function of mismatch parameters. And we demonstrate its formular's usefulness through the system simulation. Therefore, the proposed architecture will be widely used to implement the image rejection receiver due to its higher IRR performance.