• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2002년도 ITC-CSCC -2
• /
• pp.856-859
• /
• 2002

This paper proposes a high-performance VLSl architecture using distributed arithmetic for higher-order FIR filters with complex coefficients. For the purpose of realizing high sampling rate with small latency in high-order filters, we apply distributed arithmetic[1］. Moreover, in order to decrease drastically the power dissipation, the structure applying not ROM's but optimum function circuits which we have previously proposed, is utilized［2]［3］. However, this structure increases in the number of adders as compared to the conventional structure applying ROM's. In order to realize a more effective method for further higher-order filter, we propose newly an implementation applying two methods which have large effects on the unit using the adders. First , we propose an implementation applying SFAs(Serial Full Adders) and SFSs(Serial Full Subtractors). Second, we propose a structure applying proposed 4-2 adders. Finally, it is shown that the proposed architecture is an effective way to realize low power dissipation and small latency while the sampling rate is kept constant for further higher-order filters with complex coefficients.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2002년도 ITC-CSCC -1
• /
• pp.86-89
• /
• 2002

A new design approach for realising low-power low-voltage high-Q high-order RE bandpass filter is proposed. Based on the gyrator-C inductor topology, a 2$\^$nd/-order biquadratic bandpass filter can be realised by adding a series capacitor to the input port of the gyrator. High-Q 2$\^$nd/-order and 4$\^$th/-order fully differential RF bandpass filters operating in the 2.4-㎓ ISM (Industrial, scientific and medical) frequency band under a 2-V single power supply voltage with low power dissipation are reported.

• 한국초전도학회:학술대회논문집
• /
• 한국초전도학회 1999년도 High Temperature Superconductivity Vol.IX
• /
• pp.138-141
• /
• 1999

For the enhancement of communication system performance, high quality filters are required. Conventional metal filters made of copper can be substituted by high quality high temperature superconductivity(HIS) flms for better performance. In order to reduce the size of the filter for the integration of device in the limited area, we have fabricated hairpin type filters using pulsed laser deposition(PLD) technique. The superconducting YBCO thin films have been grown on MgO substrates by PLD with Nd:YAC laser. The YBCO films were patterned by conventional wet-etching process. We have compared YBCO filters and copper filters which were made with the same spec. Simulated and measured frequency responses reveal that HIS YBCO hairpin type bandpass filters show better performance than copper filters.

• 한국통신학회논문지
• /
• 제10권5호
• /
• pp.250-257
• /
• 1985

고차 필터는 각 2차 함수를 종속연결함으로써 실현화한다. 본 논문에서는 다원함수의 고차 대여통과와 대역서지 필터 실현화에 있어서 전 동적범위를 향상시키기 위한 방법을 제시하였으며 고역통과 놋치, 저역통과 놋치 그리고 대칭 놋치등 각 2차함수들의 최적배열을 다원함수의 대역통과와 대역저지 필터에 적용하였다.

• 한국전자통신학회논문지
• /
• 제7권6호
• /
• pp.1309-1314
• /
• 2012

SAMED 필터는 미디언 부필터들의 출력을 선형 FIR 필터의 입력으로 사용하는 다단 필터로 선형 필터와 순서통계에 기초한 비선형 필터의 특성을 모두 포함하는 광범위한 필터군(filter class)으로 소개되었다. 본 논문에서는 여러 가지 잡음 환경에서 주어진 영상에서 각 차수에 대한 최적 SAMED 필터를 설계하고 그 성능을 분석하였다. 연속 SAMED 필터가 아닌 각 차수에 대한 SAMED 필터의 성능을 분석함으로써 잡음의 종류에 따라서 각 차수의 효율이 다름을 보였다. 가우스 잡음의 경우는 낮은 차수의 필터들이 계산량 대비 성능이 우수한 반면 임펄스 잡음의 경우는 반대의 성향을 보인다는 사실을 밝혔다.

• 대한의용생체공학회:의공학회지
• /
• 제22권3호
• /
• pp.285-291
• /
• 2001

In this paper, we designed two preprocessing adaptive filter - high pass filter and notch filter - using FPGA. For minimizing the calculation load of multi-channel and high-resolution ECG system, we utilize FPGA rather than digital signal processing chip. To implement the designed filters in FPGA, we utilize FPGA design tool(Altera corporation, MAX-PLUS II) and CSE database as test data. In order to evaluate the performance in terms of processing time, we compared the designed filters with the digital filters implemented by ADSP21061(Analog Devices). As a result, the filters implemented by FPGA showed better performance than the filters based on ADSP21061. As a consequence of examination, we conclude that FPGA is a useful solution in multi-channel and high-resolution signal processing.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권3호
• /
• pp.261-273
• /
• 2016

Reconfigurable finite impulse response (FIR) filters whose filter coefficients and filter order change dynamically during run-time play an important role in the software defined radio (SDR) systems, multi-channel filters, and digital up/down converters. However, there are not many reports on such reconfigurable designs which can support dynamic variation of filter order and filter coefficients. The purpose of this paper is to provide an architectural solution for the FIR filters to support run-time variation of the filter order and filter coefficients. First, two straightforward designs, namely, (i) single-MAC based design and (ii) full-parallel design are presented. For large variation of the filter order, two designs based on (iii) folded structure and (iv) fast FIR algorithm are presented. Finally, we propose (v) high throughput design which provides significant advantage in terms of hardware and/or time complexities over the other designs. We compare complexities of all the five structures, and provide the synthesis results for verification.

• Structural Engineering and Mechanics
• /
• 제23권4호
• /
• pp.409-430
• /
• 2006

The aim of this study is to investigate the reliability of strong motion records processed by causal and acausal Butterworth filters in comparison to the results obtained from a synthetic accelerogram. For this purpose, the fault parallel component of the Bolu record of the Duzce earthquake is modeled with a sum of exponentially damped sinusoidal components. Noise-free velocities and displacements are then obtained by analytically integrating the synthetic acceleration model. The analytical velocity and displacement signals are used as a standard with which to judge the validity of the signals obtained by filtering with causal and acausal filters and numerically integrating the acceleration model. The results show that the acausal filters are clearly preferable to the causal filters due to the fact that the response spectra obtained from the acausal filters match the spectra obtained from the simulated accelerogram better than that obtained by causal filters. The response spectra are independent from the order of the filters and from the method of integration (whether analytical integration after a spline fit to the synthetic accelerogram or the trapezoidal rule). The response spectra are sensitive to the chosen corner frequency of both the causal and the acausal filters and also to the inclusion of the pads. Accurate prediction of the static residual displacement (SRD) is very important for structures traversing faults in the near-fault regions. The greatest adverse effect of the high pass filters is their removal of the SRD. However, the noise-free displacements obtained by double integrating the synthetic accelerogram analytically preserve the SRD. It is thus apparent that conventional high pass filters should not be used for processing near-fault strong-motion records although they can be reliably used for far-fault records if applied acausally. The ground motion parameters such as ARIAS intensity, HUSID plots, Housner spectral intensity and the duration of strong-motion are found to be insensitive to the causality of filters.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1987년도 전기.전자공학 학술대회 논문집(II)
• /
• pp.850-853
• /
• 1987

A VLSI digital filter design using a semi-custom method is described. The digital filters composed of TDM/FDM Transmultiplexer are designed. Using the polyphase network approach a filter bank composed of only all-pass digital filter sections was designed. The use of all-pass filters as basic building blocks is shown to provide a transmultiplexer structure that has low computational requirements, low quantization noise, and high modularity. The silicon compiler systems is used to reduce the design time and increase the credibility of designed filters. A design of 1st order and 2nd order all pass filters is done using CMOS 2um N-well double metal cell.

• 전자공학회논문지C
• /
• 제34C권11호
• /
• pp.56-65
• /
• 1997

In this paper, a design of current-mode continuous-time filters for low voltage and high frequency applictions using complementary bipolar current mirror paris is presented. The proposed current-mode filters consist of simple bipolar current mirrors and capacitors and are quite suitable for monolithic integrtion. Since the design method of the proposed curent-mode filters is based on the integrator type of realization, it can be used for a wide range of applications. And the cutoff frequency of th efilters can be easily changed by the DC cntrolling current. As design examples, the 5th order butterworth filters are designed by cascade and leapfrog methods with tunable cutoff frequencies from 30MHz to 100MHz. The characteristics of the designed current mode filters are simulated and examined by SPICE using standard bipolar transistor parameters.