• 한국지능시스템학회논문지
• /
• 제11권8호
• /
• pp.746-753
• /
• 2001

In this paper, we review the basic concept of Evolvable Hardware first. And we examine genetic algorithm processor and hardware reconfiguration method and implementation. By considering complexity and performance of hardware at the same time, we design genetic algorithm processor using modularization and parallel processing method. And we design frame that has connection structure and logic block on FPGA, and embody reconfigurable hardware that do so that this frame may be reconstructed by RAM. Also we implemented ECANS that information processing system such as living creatures'brain using this hardware reconfiguration method. And we apply ECANS which is implemented using the concept of Evolvable Hardware to time-series prediction problem in order to verify the effectiveness.

• 한국정보통신학회논문지
• /
• 제24권12호
• /
• pp.1688-1696
• /
• 2020

기존 클라우드 기반 Internet-of-Things(IoT) 시스템의 네트워크 정체와 서버 과부하로 인한 지연, 데이터 이동으로 인한 보안 및 프라이버시 이슈를 해결하기 위하여 엣지 기반의 IoT 시스템으로 IoT의 패러다임이 움직이고 있다. 하지만 엣지 기반의 IoT 시스템은 여러 제약으로 인하여 처리 성능과 동작의 유연성이 부족한 치명적인 문제점을 가지고 있다. 처리 성능을 개선하기 위하여 응용 특화 하드웨어를 엣지 디바이스에 구현할 수 있지만, 고정된 기능으로 인하여 특정 응용 이외에는 성능 향상을 보여줄 수 없다. 본 논문은 엣지 디바이스의 제한된 하드웨어 자원에서 다양한 응용 특화 하드웨어를 주문형 부분 재구성을 통해 사용할 수 있고, 이를 통해 엣지 디바이스의 처리 성능과 동작의 유연성을 증가시킬 수 있는 엣지 중심의 Metamorphic IoT(mIoT) 플랫폼을 소개한다. 실험 결과에 따르면, 재구성 알고리즘을 엣지에서 실행하는 엣지 중심의 mIoT 플랫폼은 재구성 알고리즘을 서버에서 실행하는 이전 연구에 비해 엣지의 서버 접근 횟수를 최대 82.2% 줄일 수 있었다.

• 제어로봇시스템학회논문지
• /
• 제14권12호
• /
• pp.1244-1252
• /
• 2008

This paper presents the analysis results obtained by the flight test of reconfiguration flight control system for an aircraft. The reconfiguration flight control system was designed by using control allocation scheme that automatically distributes the demanded control moments determined by control law to each actual control surface. In this paper, some control allocation algorithms for reconfiguration control of general aircraft with redundant control surfaces are summarized and their performance evaluation results through nonlinear simulation and Hardware-In-the-Loop-Simulation (HILS) test are shown. Also, Unmanned Aerial Vehicle (UAV) system adopted as a platform for the flight test of reconfiguration flight controller and the implementation procedure of reconfiguration flight controller into real-time UAV system were introduced. Finally, flight test results were analyzed.

• 전자공학회논문지A
• /
• 제33A권5호
• /
• pp.188-202
• /
• 1996

In this paper, we propose a symmetrical pseudo faulty processing elements genration technique to improve the overall reliability of arrays with fixed hardware resources on the fault tolerant VLSI arrays based on single-track switches. We have analyzed the reliability of fault tolerant VLSI arrays and designed control logic for real-tiem reconfiguration. Applying this technique to reconfiguration of VLSI 2-D arrays, we have found that the proposed scheme achieves a higher reliability than the previus methods of similar condition. And we have found that the results of reliability analyzed by mathematic computation are very close to simulated ones. Furthermore, the time overhead for reconfiguration is independent of the array size because the control for reconfiguration is distributively executed by each processing elements. And the proposed scheme has an advantage which maintained properties of VLSI arrays by keeping the locality of interconnections as high as possible even after the reconfiguration.

• 제어로봇시스템학회논문지
• /
• 제10권10호
• /
• pp.899-906
• /
• 2004

In this paper, fault tolerant algorithm is presented for a servo manipulator system. For fault tolerance of a servo manipulator system, reconfiguration algorithm accommodating a motor's failure has been presented. The algorithm considers a transport's degree of freedoms as redundant joints of a servo manipulator. The reconfiguration algorithm recovers the end effector's motion in spite of one motor's failure A modified pseudo inverse redistribution method has been proposed for the reconfiguration algorithm. Numerical examples and hardware tests have been presented to verify the proposed methods.

• 디지털산업정보학회논문지
• /
• 제14권4호
• /
• pp.87-92
• /
• 2018

One of the problems with the base station equipment is that there is a large difference between the replacement time of the hardware equipment such as the base station equipment and the radio access equipment, and the evolution period of the communication standard. Therefore, the base station communication platform must be flexible enough to handle the evolving communication standards after purchase. Recent research on reconfigurable communications platforms has focused on the efficient architecture of the communications platform to meet these requirements through software downloads while still using existing hardware. This paper presents a prototype of a base station communications platform based on the ETSI standard reconfigurable architecture. The communication platform presented in this paper is implemented as an ETSI standard reconfigurable architecture using a general-purpose DSP (Digital Signal Processor). In the implemented prototype, we verify the real-time feasibility of communication protocol updates through software reconfiguration.

• 한국정보과학회논문지:컴퓨팅의 실제 및 레터
• /
• 제11권6호
• /
• pp.465-476
• /
• 2005

본 논문에서는 Cactus와 Globus 기반의 그리드 컴퓨팅 환경에서 응용프로그램 수준의 체크 포인팅을 사용한 동적 재구성(Dynamic Reconfiguration) 기법을 새로이 제안하였다. 기존의 동적 재구성은 특정 하드웨어와 운영체제에 종속적이었으나 제안한 방법은 특정 하드웨어와 운영체제의 지원 없이 동적재구성이 가능하고 응용프로그램도 동적 재구성을 고려할 필요 없이 프로그래밍이 가능하다. 제안한 동적 재구성 기법에서 초기 연산자원의 구성을 갖고 실행되는 작업은 실행 중에 동적으로 발견된 새로운 연산자원을 포함하여 계속 연산을 수행한다. 본 연구에서 제안된 방법은 새롭게 발견된 연산자원의 프로세서 성능과 유휴 메모리를 고려하여, 해당 연산자원을 수행중인 연산에 포함할 것인가 여부를 결정한다 연산중 연산 결과의 실시간 가시화를 가능하도록 하고 운영체제에 종속적이지 않은 응용프로그램 수준의 체크 포인팅 기법을 사용하여 중간 연산결과를 저장한다. 새롭게 발견된 유휴사이트, 유휴프로세서를 포함하도록 연산자원의 구성을 재구성한 후 체크 포인팅 파일을 사용하여 작업을 계속 실행한다. 제안한 동적 재구성 기법은 K*Grid 환경에서 연산시간을 단축함을 확인하였다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2003년도 ICCAS
• /
• pp.2467-2470
• /
• 2003

In this paper, fault tolerant mechanisms are presented for a servo manipulator system designed to operate in a hot cell. A hot cell is a sealed and shielded room to handle radioactive materials, and it is dangerous for people to work in the hot cell. So, remote operations are necessary to handle radioactive materials in the hot cell. KAERI has developed a servo manipulator system to perform such remote operations. However, since electric components such as servo motors are weak to radiations, fault tolerant mechanisms have to be considered. For fault tolerance of the servo manipulator system, hardware and software redundancy have been considered. In case of hardware, radioactive resistant electric components such as cables and connectors have been adopted and motors driving a transport have been duplicated. In case of software, a reconfiguration algorithm accommodating one motor's failure has been developed. The algorithm uses redundant axis to recover the end effector's motion in spite of one motor's failure.

• 대한기계학회:학술대회논문집
• /
• 대한기계학회 2003년도 추계학술대회
• /
• pp.1464-1469
• /
• 2003

In this paper, fault tolerant mechanisms are presented for a servo manipulator system designed to operate in a hot cell. A hot cell is a sealed and shielded room to handle radioactive materials, and it is dangerous for people to work in the hot cell. So, remote operations are necessary to handle the radioactive materials in the hot cell. KAERI has developed a servo manipulator system to perform such remote operations. However, since electric components such as servo motors are weakened with radiation, fault tolerant mechanisms have to be considered. For fault tolerance of the servo manipulator system, hardware and software redundancy has been considered. In the case of hardware, radioactive resistant electric components such as cables and connectors have been adopted and motors driving a transport have been duplicated. In case of software, a reconfiguration algorithm accommodating one motor's failure has been developed. The algorithm uses redundant axes to recover the end effector's motion in spite of one motor's failure.

• 전기전자학회논문지
• /
• 제23권3호
• /
• pp.925-933
• /
• 2019

본 논문에서는 Zynq Soc Platform의 부분 재구성 기능을 사용하여 영상 압축으로 생성된 blocking artifacts를 제거하는 후처리 시스템을 설계한다. 높은 연산량을 제공하고 실시간으로 1080p 영상을 처리하도록 부분 재구성이 가능한 FPGA(Field Programmable Gate Array) 영역에 디블로킹 필터를 구현한다. 또한 부분적으로 재구성 가능한 영역을 활용하여 제한된 환경의 임베디드 시스템에서 하드웨어 리소스를 보다 효율적으로 사용할 수 있다. 제안된 시스템의 실험결과는 디블로킹 필터처리 후 약 0.6dB의 PSNR 향상을 보여준다. Zynq SoC에서 구현된 필터가 동작할 때 68.33mW의 전력을 소모한다.