Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

SoC Implementation of Deblocking Filter for Block-based Compressed Images and Videos

블록 기반 압축 이미지 및 비디오를 위한 디블로킹 필터의 SoC 구현

  • Received : 2019.08.26
  • Accepted : 2019.09.26
  • Published : 2019.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we implement ZYNQ SoC-based post-processing system that utilizes partial reconfiguration to remove blocking artifacts generated by compression algorithm. Hardware implementation of the deblocking filter in a Field Programmable Gate Array (FPGA) provides high computational capability and can be partially reconfigured to process 1080p images in real time. Partially reconfigurable areas in FPGA can be utilized to use hardware more efficiently in highly resource-constrained embedded systems. Experimental results of the proposed system show improvement of visual quality both objectively and subjectively with 0.6dB higher PSNR after deblocking filtering process. The measured power consumption of the deblocking filter during run-time is 68.33mW.

본 논문에서는 Zynq Soc Platform의 부분 재구성 기능을 사용하여 영상 압축으로 생성된 blocking artifacts를 제거하는 후처리 시스템을 설계한다. 높은 연산량을 제공하고 실시간으로 1080p 영상을 처리하도록 부분 재구성이 가능한 FPGA(Field Programmable Gate Array) 영역에 디블로킹 필터를 구현한다. 또한 부분적으로 재구성 가능한 영역을 활용하여 제한된 환경의 임베디드 시스템에서 하드웨어 리소스를 보다 효율적으로 사용할 수 있다. 제안된 시스템의 실험결과는 디블로킹 필터처리 후 약 0.6dB의 PSNR 향상을 보여준다. Zynq SoC에서 구현된 필터가 동작할 때 68.33mW의 전력을 소모한다.

Keywords

References

  1. N. C. Francisco, N. M. M. Rodrigues, E. A. B. da Silva, S. M. M. de Faria, "A generic post-deblocking filter for block based image compression algorithms," Signal Process. Image Commun., vol.27, no.9, pp.985-997, 2012. DOI: 10.1016/j.image.2012.05.005
  2. Gwangseok Seo, Jungwon Cho, Jooheung Lee, "Implementation of Deblocking Filter Using Partial Reconfiguration on FPGA," KOREA INFORMATION SCIENCE SOCIETY, pp.1010-1012, 2017. DOI: 10.1109/ICASSP.2010.5495525
  3. DS190(v1.11), "Zynq-7000 All Programmable SoC Data Sheet : Overview", Xilinx, June 2017.
  4. Joao Silva, Valery Sklyarov, and Iouliia Skliarova, "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip," IEEE Embedded Systems Letters, vol.7, issue: 1, 2015. DOI: 10.1109/LES.2015.2399656
  5. UG585(v1.11), "Zynq-7000 All Programmable SoC Technical Reference Manual," Xilinx, 2016.
  6. WP374(v1.2) "Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite," Xilinx, 2012.
  7. UG909(v2015.1), "Vivado Design Suite User Guide Partial Reconfiguration," Xilinx, 2015.
  8. XAPP1231(v1.1), "Partial Reconfiguration of a Hardware Accelerator with Vivado Design Suite for Zynq-7000 AP SoC Processor," Xilinx, 2015.
  9. WP416(v1.1), "Vivado Design Suite," Xilinx, 2012.
  10. A. Cortes, I. Velez and A. Irizar, "High level synthesis using Vivado HLS for Zynq SoC: Image processing case studies," Design of Circuits and Integrated Systems (DCIS), 2016. DOI: 10.1109/DCIS.2016.7845376
  11. M. Fingeroff and T. Bollaert, "High-Level Synthesis Blue Book." Mentor Graphics Corp., 2010.
  12. S. D. Kim, J. Yi, H. M. Kim, J. B. Ra, "A deblocking filter with two separate modes in block-based video coding," IEEE Trans. Circuits Syst. Video Technol., vol.9, pp.156-160, 1999. DOI: 10.1109/76.744282
  13. PG307, "AXI Performance Monitor v5.0," Xilinx, 2016.
  14. UCD9248, "Digital PWM System Controller," Texas Instruments, 2012.