• 제어로봇시스템학회:학술대회논문집
• /
• 2000.10a
• /
• pp.103-103
• /
• 2000

In this paper to cope with the reduction of products life-cycle as the variety of products along with the various demands of consumers, a virtual simulator is developed to make the changeover of manufacturing line efficient to embody a virtual simulation similar to a real manufacturing line. The developed virtual simulator can design a layout of a factory and make the time scheduling. Every factory has one simulator so that one product can be manufactured in the factories to use them as virtual factories. We suggest a scheme that heightens the agility to the diversity of manufacturing models by making the information of manufacturing lines and products models to be shared. The developed unit simulator can construct a proper virtual manufacturing line along with the required process of products using several kinds of operator and work cell. A user with the simulator can utilize an interface that makes one to manage the separate task process for each manu(acturing module, change operator components and work cells, and easily teach tasks of each task module. The developed simulator was made for users convenience by Microsoft Visual C++ 6.0 that can develop a program supplying graphic user interface environment and by OpenGL of the Silicon Graphics as a graphic library to embody 3D graphic environment. Also, we show that the simulator can be used efficiently for the agile manufacturing by the communication among the factories being linked by TCP/IP and a hybrid database system made by a hierarchical model and a relational model being developed to standardize the data information.

• Journal of Korea Multimedia Society
• /
• v.12 no.8
• /
• pp.1155-1163
• /
• 2009

This paper proposes an automatic facial expression generation system of vector graphic character using gaussian process model. Proposed method extracts the main feature vectors from twenty-six facial data of character redefined based on Russell's internal emotion state. Also by using new gaussian process model, SGPLVM, we find low-dimensional feature data from extracted high-dimensional feature vectors, and learn probability distribution function (PDF). All parameters of PDF are estimated by maximization the likelihood of learned expression data, and these are used to select wanted facial expressions on two-dimensional space in real time. As a result of simulation, we confirm that proposed facial expression generation tool is working in the small facial expression datasets and can generate various facial expressions without prior knowledge about relation between facial expression and emotion.

• Journal of Korea Spatial Information System Society
• /
• v.11 no.1
• /
• pp.97-104
• /
• 2009

GIS (Geographic Information System) is very useful in describing basin wide geographic characteristics and hydrologic analysis. This study estimated long term hydrologic variations in the Geum river basin using the SSARR rainfall runoff simulation model to provide reliable hydrologic information associated with rainfall runoff management module. Calibrated various hydrologic information such as soil moisture index, water use, direct and base flow are generated using GIS tools to display spatial hydrologic information in the unit of subbasin of target watershed. In addition, the graphic user interface toolkit designed for data compilation is expected to support efficient basin wide rainfall runoff analysis.

• Proceedings of the Korean Operations and Management Science Society Conference
• /
• 2004.05a
• /
• pp.52-55
• /
• 2004

VMS (virtual manufacturing system) may be defined as a transparent interface/control mechanism to support human decision-making via simulation and monitoring of real operating situation through modeling of all activities in RMS (real manufacturing system). The three main layers in VMS are business process layer, manufacturing execution layer, and facility operation layer, and each layer is represented by a specific software system having its own input modeler module. The current version of these input modelers has been implemented based on its own 'local' framework, and as a result, there are no information sharing mechanism, nor a common user view among them. Proposed in this paper is a unified modeler framework covering the three VMS layers, in which the concept of PPR (product-process-resource) model is employed as a common semantics framework and a 2D graphic network model is used as a syntax framework. For this purpose, abstract class PPRObject and GraphicObject are defined and then a subclass is inherited from the abstract class for each application layer. This feature would make it easier to develop and maintain the individual software systems. For information sharing, XML is used as a common data format.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.19 no.6
• /
• pp.1126-1139
• /
• 1994

This paper proposes an effective recognition system which recognizes the mixed document consisting of handwritten korean/alphanumeric texts and graphic images. In the preprocessing step, an input image is binarized by the proposed thresholding scheme, then graphic and character regions are separated by using connected components and chain codes. Separated Korean characters are merged based on partial recognition and their character types and sized. In the character recognition step, we use the branch and bound algorithm based on DP matching costs to recognize Korean characters. Also we recognize alphanumeric characters using several robust features. Finally we use a dictionary and information of a recognition step to correct wrong recognition results. Computer simulation with several test documents shows what the proposed algorithm recognized effectively handwritten mixed texts.

• 제어로봇시스템학회:학술대회논문집
• /
• 1991.10a
• /
• pp.226-231
• /
• 1991

A graphic control language using function block diagram approach is designed and implemented, applicable to real-time control for continuous process automation system. The procedure implementing the control language is composed of three parts, editor, compiler, and executer. The editor generates the control algorithm file, which contains function block information in the text form, by menu-driven method on the color graphic screen. The compiler translates the contents of the control algorithm file to machine codes and their related data. Then, the executer generates a task that makes the machine codes executed at every sampling period in the target processor. The validity of the concept in its design and implementaion is assured by on-line simulation in the multi-function controller designed for continuous process automation.

• Proceedings of the Korean Radioactive Waste Society Conference
• /
• 2003.11a
• /
• pp.707-719
• /
• 2003

The D&D work requires worker's safety and high reliability of operation because it has been processing in high radioactive environment. Therefore, it is necessary to select the dismantling items and applicable dismantling technologies and analyze the scenarios for selected items. In this paper, the main dismantling items were selected by the consideration of several factors, their 3D CAD models were constructed as well. The applicable dismantling technologies for each dismantling items were selected and their dismantling scenarios were setup. Finally the 3D graphic simulations for the shielding concrete, the RSR, and the core are performed.

• The Transactions of the Korea Information Processing Society
• /
• v.1 no.3
• /
• pp.391-397
• /
• 1994

In this paper, we have developed a PLD Designer which is a design tool for digital circuits design using PLD device. PLD designer consists of a state graphic editor to extract boolean equations from state table within 20 states of FSM and a pin map editor to assign pin map for PLD device(PAL16R4, PAL22V10, GAL16V8, etc), which is suitable for extracted boolean equations. Also pin map editor generates a necessary JEDEC file to implement PLD device by using fuse map and checksum algorithm. To verify extracted boolean equation, we have developed simulation test vector generation algorithm. The results of JEDEC files generated by PLD designer is same with the results of JEDEC files generated by PALASM.

• Journal of the Korean Society of Safety
• /
• v.22 no.1 s.79
• /
• pp.30-35
• /
• 2007

With the rapid industrialization and civilization development, noise has become a major problem in cities and is a very serious issue for the environment. Noise induced in a factory has a bad influenced on operation efficiency, accuracy and detail of work. The purpose of this paper is to develop a new noise evaluation software for predicting acoustic condition including noise properties during the design of a factory. Majority of commercial softwares for this purpose have been developed in foreign countries and they are quite expensive and hard to use. A new home-made software tool has been developed in the present work, which aimed at providing a more user-friendly environment. The tool developed in this work consists of four major part; the prediction and evaluation of noise in system design, database design, noise analysis development and 3D graphic modeling. The outcome of present work is expected to provide domestic users with a more user-friendly and economic acoustic design tool.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.12
• /
• pp.25-35
• /
• 2001

In order to analyze the electrical characteristics of complicated thin film transistor-liquid crystal display (TFT-LCD) array circuits, it is indispensible to use simulation programs such as PSPICE and AIM-SPICE. In this paper, we present a systematic method of extracting the input parameters of poly-Si TFT for SPICE simulations. This method was applied to two different types of poly-Si TFTs, fabricated by excimer laser annealing and silicide mediated crystallization methods, and yielded good fitting results to experimental data. Among the SPICE simulators, PSPICE has the graphic user interface feature making the composition of complicated circuits easier. We added successfully a poly-Si TFT device model to the PSPICE simulator, and analyzed easily the electrical characteristics of pixels considering the line RC delay. The results of this work would contribute to efficient simulations of poly-Si TFT-LCD arrays.