• Title/Summary/Keyword: Fowler-Nordheim tunneling

Search Result 40, Processing Time 0.03 seconds

Analysis of Two-step programming characteristics of the flash EEPROM's (Flash EEPROM의 two-step 프로그램 특성 분석)

  • 이재호;김병일;박근형;김남수;이형규
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.34D no.9
    • /
    • pp.56-63
    • /
    • 1997
  • There generally exists a large variation in the thereshold voltages of the flash EEPROM cells after they are erased by using th fowler-nordheim tunneling, thereby getting some cells to be overeased. If the overerased cells are programmed with the conventional one-step programming scheme where an 12-13V pulse with the duration of 100.mu.S is applie don the control gate for the programming, they can suffer from the significant degradation of the reliability of the gate oxide. A two-step programming schem, where an 8/12 V pulse with a duration of 50.mu.S for each voltage is applied on the control gate for the programming, has been studied to solve the problem. The experimental results hav eshown that there is little difference in the programming characteristics between those two schemes, whereas the degradation of the gate oxide due to the programming can be significantly reduced with the two-step programming scheme compared to that with the one-step programming scheme. This is possibly because the positive charge stored in the floating gate of the overerased cells is compensate dwith the electrons injected into the floating gate while the 8V pulse is applied on the control gate, which leaves the overerased cells in the normally erased state after the duration of the 8V pulse.

  • PDF

Effects of Materials Composition in CNT Paste on Field Emission Properties in Carbon Nanotube Cathodes (인쇄용 페이스트의 조성변화가 탄소나노튜브 캐소드의 전계방출 특성에 미치는 영향)

  • Choi, Woo-Suk;Shin, Heo-Young;Kim, Dong-Hee;Ahn, Byung-Gun;Chung, Won-Sub;Lee, Dong-Gu;Cho, Young-Rea
    • Korean Journal of Materials Research
    • /
    • v.13 no.10
    • /
    • pp.663-667
    • /
    • 2003
  • The effects of paste materials on field emission properties in a carbon nanotube(CNT) cathode were investigated for high-efficient field emission displays. The major components in CNT paste for screen printing were a metallic Ag-paste, a dielectric glass-frit and CNT ink. The emission current from the cathode by an electron tunneling effect increased with an increase in the dielectric material fraction in the CNT paste, which is related to an increase of field enhancement factor in Fowler-Nordheim equation. The surface treatment used, after soft baking of the screen-printed CNT films, greatly affected the decrease in the turn-on field in CNT cathode and the uniformity of emission sites over the entire CNT film area.

The Improved Electrical Endurance(Program/Erase Cycles) Characteristics of SONOS Nonvolatile Memory Device (SONOS 비휘발성 기억소자의 향상된 프로그램/소거 반복 특성)

  • 김병철;서광열
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.16 no.1
    • /
    • pp.5-10
    • /
    • 2003
  • In this study, a new programming method to minimize the generation of Si-SiO$_2$interface traps of SONOS nonvolatile memory device as a function of number of porgram/erase cycles was proposed. In the proposed programming method, power supply voltage is applied to the gate. forward biased program voltage is applied to the source and the drain, while the substrate is left open, so that the program is achieved by Modified Fowler-Nordheim(MFN) tunneling of electron through the tunnel oxide over source and drain region. For the channel erase, erase voltage is applied to the gate, power supply voltage is applied to the substrate, and the source and dram are left open. Also, the asymmetric mode in which the program voltage is higher than the erase voltage, is more efficient than symmetric mode in order to minimize the degradation characteristics or SONOS devices because electrical stress applied to the Si-SiO$_2$interface is reduced due to short program time.

Trap Generation Analysis by Program/Erase Speed Measurements in 50 nm Nand Flash Memory (50nm 급 낸드플래시 메모리에서의 Program/Erase 스피드 측정을 통한 트랩 생성 분석)

  • Kim, Byoung-Taek;Kim, Yong-Seok;Hur, Sung-Hoi;Yoo, Jang-Min;Roh, Yong-Han
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.4
    • /
    • pp.300-304
    • /
    • 2008
  • A novel characterization method was investigated to estimate the trap generation during the program /erase cycles in nand flash memory cell. Utilizing Fowler-Nordheim tunneling current, floating gate potential and oxide electric field, we established a quantitative model which allows the knowledge of threshold voltage (Vth) as a function of either program or erase operation time. Based on our model, the derived results proved that interface trap density (Nit) term is only included in the program operation equation, while both Nit and oxide trap density (Not) term are included in the erase operation equation. The effectiveness of our model was tested using 50 nm nand flash memory cell with floating gate type. Nit and Not were extracted through the analysis of Program/Erase speed with respect to the endurance cycle. Trap generation and cycle numbers showed the power dependency. Finally, with the measurement of the experiment concerning the variation of cell Vth with respect to program/erase cycles, we obtained the novel quantitative model which shows similar results of relationship between experimental values and extracted ones.

Scaled SONOSFET NOR Type Flash EEPROM (Scaled SONOSFET NOR형 Flash EEPROM)

  • 김주연;권준오;김병철;서황열
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1998.06a
    • /
    • pp.75-78
    • /
    • 1998
  • The SONOSFET Shows low operation voltage, high cell density, anti good endurance due to modified Fowler-Nordheim tunneling as memory charge injection method. In this paper, therefore, the NOR-type Flash EEPROM composed of SONOSFET, which has fast lead operation speed and Random Access characteristics, is proposed. An 8${\times}$8 bit NOR-type SONOSFET Flash EEPROM had been designed and its electrical characteristics were verified. Read/Write/Erase operations of it were verified with the spice parameters of SONOSFETs which had Oxide-Nitride-Oxide thickness of 65${\AA}$-165${\AA}$-35${\AA}$ and that of scaled down as 33${\AA}$-53${\AA}$-22${\AA}$, respectively. When the memory window of the scaled-down SONOSFET with 8V operation was similar to that of the SONOSFET with 13V operation, the Read operation delay times of the scaled-down SONOSFET were 25.4ns at erase state and 32.6ns at program state, respectively, and those of the SONOSFET were 23.5ns at erase state and 28.2ns at program state, respectively.

  • PDF

Effects of Vacuum Annealing on the Electrical Properties of Sputtered Vanadium Oxide Thin Films (스퍼터된 바나듐 산화막의 전기적 특성에 미치는 진공 어닐링의 효과)

  • Hwang, In-Soo;Lee, Seung-Chul;Choi, Bok-Gil;Choi, Chang-Kyu;Kim, Nam-Chul
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.11a
    • /
    • pp.435-438
    • /
    • 2003
  • The effects of oxygen partial pressure and vacuum annealing on the electrical properties of sputtered vanadium oxide($VO_x$) thin films were investigated. The thin films were prepared by r.f. magnetron sputtering from $V_2O_5$ target in a gas mixture of argon and oxygen. The oxygen/(oxygen+argon) partial pressure ratio of 0% and 8% is adopted. Electrical properties of films sputter-deposited under different oxygen gas pressures and in situ annealed in vacuum at $400^{\circ}C$ for 1h and 4h are characterized through electrical conductivity measurements. I-V characteristics were distinguished between linear and nonlinear region. In the low field region the conduction is due to Schottky emission, while at high fields it changes to Fowler-Nordheim tunneling type conduction. The conductivity measurements have shown an Arrhenius dependence of the conductivity on the temperature.

  • PDF

An Reliable Non-Volatile Memory using Alloy Nano-Dots Layer with Extremely High Density

  • Lee, Gae-Hun;Kil, Gyu-Hyun;An, Ho-Joong;Song, Yun-Heup
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.02a
    • /
    • pp.241-241
    • /
    • 2010
  • New non-volatile memory with high density and high work-function metal nano-dots, MND (Metal Nano-Dot) memory, was proposed and fundamental characteristics of MND capacitor were evaluated. In this work, nano-dot layer of FePt with high density and high work-function (~5.2eV) was fabricated as a charge storage site in non-volatile memory, and its electrical characteristics were evaluated for the possibility of non-volatile memory in view of cell operation by Fowler-Nordheim (FN)-tunneling. Here, nano-dot FePt layer was controlled as a uniform single layer with dot size of under ~ 2nm and dot density of ${\sim}\;1.2{\times}10^{13}/cm^2$. Electrical measurements of MOS structure with FePt nano-dot layer shows threshold voltage window of ~ 6V using FN programming and erasing, which is satisfied with operation of the non-volatile memory. Furthermore, this structure provides better data retention characteristics compared to other metal dot materials with the similar dot density in our experiments. From these results, it is expected that this non-volatile memory using FePt nano-dot layer with high dot density and high work-function can be one of candidate structures for the future non-volatile memory.

  • PDF

Study on the Fabrication of Tunnel Type $E^2PROM$ and Its Characteristics (터널링형 $E^2PROM$ 제작 및 그 특성에 관한 연구)

  • Kim, Jong Dae;Kim, Sung Ihl;Kim, Bo Woo;Lee, Jin Hyo
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.1
    • /
    • pp.65-73
    • /
    • 1986
  • Experiment have been conducted about thin oxide characteristics according to O2/N2 ratio needed for EEPROM cell fabrication. As a result, we think that there is no problem even if we grow oxide layer with large O2/N2 ratio and short exidation time and when the water is implated by As before oxidation, the oxide breakdown field is about IMV/cm lower than that is not implanted. Especially, the thin oxide characteristic seems to be affected largely by wafer cleaning and oxidation in air. On the basis of these, tunnel type EEPROM cell is fabricated by 3um CMOS process and its characteristic is studied. Tunnel oxide thickness(100\ulcorner is chosen to allow Fowler-Nordheim tunneling to charge the floating gate at the desired programming voltage and tunnel area(2x2um\ulcorneris chosen to increase capacitive coupling ratio. For program operation, high voltage (20-22V) is applied to the control gate, while both drain and source are gdrounded. The drain voltage for erase is 16V. It is shown that charge retention characteristics is not limited by leakage in the oxide and program/erase endurance is over 10E4 cycles of program erase operation.

  • PDF

Efficiency and Lifetime Improvement of Organic Light- Emitting Diodes with a Use of Lithium-Carbonate- Incorportated Cathode Structure

  • Mok, Rang-Kyun;Kim, Tae-Wan
    • Transactions on Electrical and Electronic Materials
    • /
    • v.13 no.2
    • /
    • pp.60-63
    • /
    • 2012
  • Enhancement of efficiency and luminance of organic light-emitting diodes was investigated by the introduction of a lithium carbonate ($Li_2CO_3$) electron-injection layer. Electron-injection layer is used in organic light-emitting diodes to inject electrons efficiently between a cathode and an organic layer. A device structure of ITO/TPD (40 nm)/$Alq_3$ (60 nm)/$Li_2CO_3$ (x nm)/Al (100 nm) was manufactured by thermal evaporation, where the thickness of $Li_2CO_3$ layer was varied from 0 to 3.3 nm. Current density-luminance-voltage characteristics of the device were measured and analyzed. When the thickness of $Li_2CO_3$ layer is 0.7 nm, the current efficiency and luminance of the device at 8.0 V are improved by a factor of about 18 and 3,000 compared to the ones without the $Li_2CO_3$ layer, respectively. The enhancement of efficiency and luminance of the device with an insertion of $Li_2CO_3$ electron-injection layer is thought to be due to the lowering of an electron barrier height at the interface region between the cathode and the emissive layer. This is judged from an analysis of current density-voltage characteristics with a Fowler-Nordheim tunneling conduction mechanism model. In a study of lifetime of the device that depends on the thickness of $Li_2CO_3$ layer, the optimum thickness of $Li_2CO_3$ layer was obtained to be 1.1 nm. It is thought that an improvement in the lifetime is due to the prevention of moisture and oxygen by $Li_2CO_3$ layer. Thus, from the efficiency and lifetime of the device, we have obtained the optimum thickness of $Li_2CO_3$ layer to be about 1.0 nm.

Surface structure modification of vertically-aligned carbon nanotubes and their characterization of field emission property

  • adil, Hawsawi;Jeong, Gu-Hwan
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.159-159
    • /
    • 2016
  • Vertically-aligned carbon nanotubes (VCNT) have attracted much attention due to their unique structural, mechanical and electronic properties, and possess many advantages for a wide range of multifunctional applications such as field emission displays, heat dissipation and potential energy conversion devices. Surface modification of the VCNT plays a fundamental role to meet specific demands for the applications and control their surface property. Recent studies have been focused on the improvement of the electron emission property and the structural modification of CNTs to enable the mass fabrication, since the VCNT considered as an ideal candidate for various field emission applications such as lamps and flat panel display devices, X-ray tubes, vacuum gauges, and microwave amplifiers. Here, we investigate the effect of surface morphology of the VCNT by water vapor exposure and coating materials on field emission property. VCNT with various height were prepared by thermal chemical vapor deposition: short-length around $200{\mu}m$, medium-length around $500{\mu}m$, and long-length around 1 mm. The surface morphology is modified by water vapor exposure by adjusting exposure time and temperature with ranges from 2 to 10 min and from 60 to 120oC, respectively. Thin films of SiO2 and W are coated on the structure-modified VCNT to confirm the effect of coated materials on field emission properties. As a result, the surface morphology of VCNT dramatically changes with increasing temperature and exposure time. Especially, the shorter VCNT change their surface morphology most rapidly. The difference of field emission property depending on the coating materials is discussed from the point of work function and field concentration factor based on Fowler-Nordheim tunneling.

  • PDF