• Title/Summary/Keyword: First-order generalized integrator

Search Result 3, Processing Time 0.02 seconds

Active Disturbance Rejection Control for Single-Phase PWM Rectifier with Current Decoupling Control

  • Yan, Ruitao;Wang, Ping
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.6
    • /
    • pp.2354-2363
    • /
    • 2018
  • This paper proposed a novel double closed control strategy for single-phase voltage source pulse width modulation (PWM) rectifier based on active disturbance rejection control (ADRC) and dq current decoupling control. First, the mathematical model of the single-phase PWM rectifier in the d-q axis synchronous rotating reference frame is established by constructing a virtual component using a second-order generalized integrator (SOGI). Then, the mathematical model is simplified according to the active power conservation, and the first-order equation of single-phase PWM rectifier voltage outer loop is acquired. A linear auto-disturbance rejection controller is used to design the voltage outer loop according to the first-order equation. Finally, the proposed control strategy and the traditional PI control are compared and verified by simulation and physical experiments. Both simulation and experimental results confirm that the proposed control strategy has excellent dynamic performance and strong rejection ability to disturbances.

First-order Generalized Integrator Based Frequency Locked Loop and Synchronization for Three-Phase Grid-connected Converters under Adverse Grid Conditions

  • Luo, Zhaoxu;Su, Mei;Sun, Yao;Liu, Zhangjie;Dong, Mi
    • Journal of Power Electronics
    • /
    • v.16 no.5
    • /
    • pp.1939-1949
    • /
    • 2016
  • This paper presents an alternative frequency adaptive grid synchronization technique named HDN-FLL, which can accurately extract the fundamental positive- and negative-sequence components and interested harmonics in adverse three-phase grid voltage. The HDN-FLL is based on the harmonic decoupling network (HDN) consisting of multiple first order complex vector filters (FOCVF) with a frequency-locked loop (FLL), which makes the system frequency adaptive. The stability of the proposed FLL is strictly verified to be global asymptotically stable. In addition, the linearization and parameters tuning of the FLL is also discussed. The structure of the HDN has been widely used as a prefilter in grid synchronization techniques. However, the stability of the general HDN is seldom discussed. In this paper, the transfer function expression of the general HDN is deduced and its stability is verified by the root locus method. To show the advantages of the HDN-FLL, a simulation comparison with other gird synchronization methods is carried out. Experimental results verify the excellent performance of the proposed synchronization method.

A Hybrid Static Compensator for Dynamic Reactive Power Compensation and Harmonic Suppression

  • Yang, Jia-qiang;Yang, Lei;Su, Zi-peng
    • Journal of Power Electronics
    • /
    • v.17 no.3
    • /
    • pp.798-810
    • /
    • 2017
  • This paper presents a combined system of a small-capacity inverter and multigroup delta-connected thyristor switched capacitors (TSCs). The system is referred to as a hybrid static compensator (HSC) and has the functions of dynamic reactive power compensation and harmonic suppression. In the proposed topology, the load reactive power is mainly compensated by the TSCs. Meanwhile the inverter is meant to cooperate with TSCs to achieve continuous reactive power compensation, and to filter the harmonics generated by nonlinear loads and the TSCs. First, the structure and mathematical model of the HSC are discussed Then the control method of the HSC is presented. An improved reduced order generalized integrator (ROGI)-based selective current control method is adopted in the inverter to achieve high-performance reactive and harmonic current compensation. Meanwhile, a switch control strategy is proposed to implement precise and fast switching of the TSCs and to avoid changing the time delay needed by the conventional switch strategy. Experiments are implemented on a 20 KVA HSC prototype and the obtained results verify the validity of the proposed HSC system.