• 제목/요약/키워드: FAST software

검색결과 777건 처리시간 0.039초

Software Development for Fan Flow and Noise

  • 이덕주;이성규;전원주;이진욱;김영남
    • 한국소음진동공학회:학술대회논문집
    • /
    • 한국소음진동공학회 2004년도 춘계학술대회논문집
    • /
    • pp.1064-1067
    • /
    • 2004
  • The aim of this paper is to develop a GUI based software that can predict the flow and noise generated by fan. This user-friendly software is designed for the usual fan user in the various industrial companies as well as researcher related to rotating blade:;. Software consists of 3-modules; (1) concept design and performance prediction module using simple and fast methods, (2) preliminary design and flow/noise prediction module using free-wake potential solver and acoustic analogy and (3) detail design module using accurate CFD-software and acoustic formula. Some validations and applications in various fields are described.

  • PDF

대용량 플래시 메모리를 위한 효율적인 플래시 변환 계층 시스템 소프트웨어 (An Efficient System Software of Flash Translation Layer for Large Block Flash Memory)

  • 정태선;박동주;조세형
    • 정보처리학회논문지A
    • /
    • 제12A권7호
    • /
    • pp.621-626
    • /
    • 2005
  • 플래시 메모리는 비휘발성(non-volatility), 빠른 접근 속도, 저전력 소비, 그리고 간편한 휴대성 등의 장점을 가지므로 최근에 다양한 임베디드 시스템에서 많이 사용되고 있다. 그런데 플래시 메모리는 그 하드웨어 특성상 플래시 변환 계층(FTL: Flash Translation ayer)이라는 시스템 소프트웨어를 필요로 한다. 본 논문에서는 LSTAFF(Large Sate Transition Applied Fast Hash Translation Layer)라 명명된 대블록 플래시 메모리를 위한 새로운 FTL 알고리즘을 제안한다. LSTAFF는 운영체제가 다루는 데이터 섹터 크기 보다 큰 플래시 메모리의 페이지를 고려한 FTL 알고리즘이며, 기존 FTL 알고리즘과 제안될 LSTAFF를 구현하여 플래시 시뮬레이터를 이용하여 성능을 비교하였다.

Practical and Verifiable C++ Dynamic Cast for Hard Real-Time Systems

  • Dechev, Damian;Mahapatra, Rabi;Stroustrup, Bjarne
    • Journal of Computing Science and Engineering
    • /
    • 제2권4호
    • /
    • pp.375-393
    • /
    • 2008
  • The dynamic cast operation allows flexibility in the design and use of data management facilities in object-oriented programs. Dynamic cast has an important role in the implementation of the Data Management Services (DMS) of the Mission Data System Project (MDS), the Jet Propulsion Laboratory's experimental work for providing a state-based and goal-oriented unified architecture for testing and development of mission software. DMS is responsible for the storage and transport of control and scientific data in a remote autonomous spacecraft. Like similar operators in other languages, the C++ dynamic cast operator does not provide the timing guarantees needed for hard real-time embedded systems. In a recent study, Gibbs and Stroustrup (G&S) devised a dynamic cast implementation strategy that guarantees fast constant-time performance. This paper presents the definition and application of a cosimulation framework to formally verify and evaluate the G&S fast dynamic casting scheme and its applicability in the Mission Data System DMS application. We describe the systematic process of model-based simulation and analysis that has led to performance improvement of the G&S algorithm's heuristics by about a factor of 2. In this work we introduce and apply a library for extracting semantic information from C++ source code that helps us deliver a practical and verifiable implementation of the fast dynamic casting algorithm.

Congestion Aware Fast Link Failure Recovery of SDN Network Based on Source Routing

  • Huang, Liaoruo;Shen, Qingguo;Shao, Wenjuan
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제11권11호
    • /
    • pp.5200-5222
    • /
    • 2017
  • The separation of control plane and data plane in Software Defined Network (SDN) makes it flexible to control the network behavior, while also causes some inconveniences to the link failure recovery due to the delay between fail point and the controller. To avoid delay and packet loss, pre-defined backup paths are used to reroute the disrupted flows when failure occurs. However, it may introduce large overhead to build and maintain these backup paths and is hard to dynamically construct backup paths according to the network status so as to avoid congestion during rerouting process. In order to realize congestion aware fast link failure recovery, this paper proposes a novel method which installs multi backup paths for every link via source routing and per-hop-tags and spread flows into different paths at fail point to avoid congestion. We carry out experiments and simulations to evaluate the performance of the method and the results demonstrate that our method can achieve congestion aware fast link failure recovery in SDN with a very low overhead.

멀티미디어 소프트웨어 개발환경을 위한 소프트웨어형상관리시스템 (The software configuration management system for Multimedia software development environment)

  • 이정헌;채옥삼
    • 대한전자공학회논문지SP
    • /
    • 제41권6호
    • /
    • pp.137-145
    • /
    • 2004
  • 일반적인 소프트웨어형상관리 시스템들은 멀티미디어 소프트웨어 개발 환경의 특성 및 특징들을 수용하기에 부족하다. 멀티미디어 소프트웨어 개발 환경은 기본적인 개발 도구 외에 컴포넌트(나 라이브러리)들을 인터액티브하게 조합하고 테스트 할 수 있는 비주얼 프로그래밍 환경을 통한 시뮬레이션과 분석을 반복하면서 개발하는 특징을 가지고 있다. 뿐만 아니라, 시뮬레이션 과정 중에는 유사한 기능을 가진 컴포넌트 중에 적합한 컴포넌트를 빠르고 효과적으로 찾기 위한 방법이 필요하다. 본 논문에서는 이러한 멀티미디어 소프트웨어 개발 환경에서 사용하는 시뮬레이션 도구를 체계적으로 지원해줄 수 있는 비주얼 워크스페이스를 기반으로 한 소프트웨어형상관리 방법과 이러한 방법을 수용할 수 있는 소프트웨어형상관리 시스템을 개발하고자 한다. 또한, 개발된 시스템을 실제 시뮬레이션 도구와 연계하여 소프트웨어형상관리 시스템으로써의 적합성을 확인하고자 한다.

고조파 전류 제거를 위한 새로운 전류 보상 기법 (Novel Current Compensation Technique for Harmonic Current Elimination)

  • 정강률
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2004년도 전력전자학술대회 논문집(2)
    • /
    • pp.587-591
    • /
    • 2004
  • This paper proposes a novel current compensation technique that can eliminate the harmonic currents included in line currents without computation of harmonic current components. A current controller with fast dynamics for an active filter is described. Harmonic currents are directly controlled without the need for sensing and computing the harmonic current of the load current, thus simplifying the control system. Current compensation is done in the time domain, allowing a fast time response. The DC voltage control loop keeps the voltage across the DC capacitor constant. High power factor control by an active filter is described. All control functions are implemented in software using a single-chip microcontroller, thus simplifying the control circuit. Any current-controlled synchronous rectifier can be used as a shunt active filter through only the simple modification of the software and the addition of current sensors. It is shown through experimental results that the proposed controller gives good performance for the shunt active filter.

  • PDF

Acquiring 3-dimensional data of a human face using a laser slit-ray projection method

  • Ishimatsu, T.;Taguchi, N.;Kawasue, K.;Kumon, K.
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1988년도 한국자동제어학술회의논문집(국제학술편); 한국전력공사연수원, 서울; 21-22 Oct. 1988
    • /
    • pp.816-821
    • /
    • 1988
  • This paper describes a system which enables a fast 3-dimensional measurement of a human face using a sli-ray projection method. One distinctive feature of our system is that a real-time video signal processor is employed in order to reduce the amount of image data to be processed and enable a fast measurement. Another feature of our system is that a skillful calibration software is developed. Due to this calibration software, opetators can be free from cumbersome settings of the measuring system.

  • PDF

Intra-picture Block-matching Method for Codebook-based Texture Compression

  • Cui, Li;Jang, Euee S.
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제10권10호
    • /
    • pp.5063-5073
    • /
    • 2016
  • In this paper, an efficient texture compression method is proposed for fast rendering, which exploits the spatial correlation among blocks through intra-picture block matching. Texture mapping is widely used to enhance the visual quality of results in real-time rendering applications. For fast texture mapping, it is necessary to identify an effective trade-off between compression efficiency and computational complexity. The conventional compression methods utilized for image processing (e.g., JPEG) provide high compression efficiency while resulting in high complexity. Thus, low complexity methods, such as ETC1, are often used in real-time rendering applications. Although these methods can achieve low complexity, the compression efficiency is still lower than that of JPEG. To solve this problem, we propose a texture compression method by reducing the spatial redundancy between blocks in order to achieve the better compression performance than ETC1 while maintaining complexity that is lower than that of JPEG. Experimental results show that the proposed method achieves better compression efficiency than ETC1, and the decoding time is significantly reduced compared to JPEG while similar to ETC1.

Fire Detection Method Using IoT and Wireless Sensor Network

  • Park, Jung Kyu;Roh, Young Hwa;Nam, Ki hun;Seo, Hyung Yoon
    • 한국컴퓨터정보학회논문지
    • /
    • 제24권8호
    • /
    • pp.131-136
    • /
    • 2019
  • A wireless sensor network (WSN) consists of several sensor nodes and usually one base station. In this paper, we propose a method to monitor topics using a wireless sensor network. Fire threatens people, animals, and plants, and it takes a lot of recovery time when a fire occurs. For this reason, it is necessary to use a fire monitoring system that is easy to configure and fast to avoid fire. In this paper, we propose a fast and easily reliable fire detection system using WSN. The wireless node of the WSN measures the temperature and brightness around the node. The measured information is transferred to the workstation and to the base station. The workstation analyzes current and historical data records to monitor the fire and notify the manager.

하드웨어-소프트웨어 통합 설계 시스템을 위한 상위 단계에서의 검증 기법 (High-Level Design Verification Techniques for Hardware-Software Codesign Systems)

  • 이종석;김충희;신현철
    • 한국정보과학회논문지:컴퓨팅의 실제 및 레터
    • /
    • 제6권4호
    • /
    • pp.448-456
    • /
    • 2000
  • 설계되는 시스템의 규모가 커지고 복잡해지므로 이를 빠른 시간 내에 효율적으로 검증하기 위한 상위 단계에서의 검증 기술의 개발이 중요하게 되었다. 본 연구에서는 하드웨어와 소프트웨어가 혼합되어 있는 시스템을 위한 상위 단계에서의 검증기술을 개발하였다. 에뮬레이션 또는 시뮬레이션만을 수행하는 것보다 빠르고 우수하게 기능적으로 검증하기 위해, 하드웨어와 소프트웨어 부분으로 분할한 후 인터페이스 회로를 이용하여 구현 가능하도록 하였다. 그리고, 상위 단계의 회로를 쉽게 하드웨어를 이용하여 검증하기 위한 설계 지침들을 제시하였다. 본 방법을 이용하여 리드-솔로몬 디코더 회로에 대한 검증을 수행한 결과 시뮬레이션만을 수행한 경우에 비하여 modified Euclid 알고리즘 수행 블록은 12,000배 이상의 속도로 검증을 수행할 수 있었으며, 전체 검증 시간도 반 이하로 줄었다.

  • PDF