• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 제36회 하계학술대회 논문집 B
• /
• pp.1410-1412
• /
• 2005

A novel dimming algorithm for the electronic ballast of the electrodeless lamp is proposed. The proposed algorithm is based on the burst dimming method and controls the duty ratio for the two switches of the electronic ballast by pulse width modulated signal. The preposed algorithm was implemented by a fully digital circuit using EPLD device. To verify the validity of the proposed algorithm, the implemented control circuit was applied to the electronic ballast for a 100W electrodeless fluorescent lamp. As a result, the wide illumination dimming range from 5% to 100% was obtained.

• 한국철도학회:학술대회논문집
• /
• 한국철도학회 1998년도 추계학술대회 논문집
• /
• pp.270-279
• /
• 1998

This paper presents the design of self-checking comparator using the time diversity and the application to 8 bit CPU for the implementation of fault tolerant computer system. this self-checking comparator was designed with the different time Points in which temporary faults were raised by electrical noise between duplicated functional blocks. also this self-checking comparator was simulated in the method of the fault injection using 4 bit shift register counter. we designed the duplicated Emotional block and the self-checking comparator in the single chip using the Altera EPLD and could verify the reliability and the fault detection coverage through the modeling of temporary faults ,especially intermittent faults. at the results of this research, the reliability and the fault detection coverage were implemented through the self-checking comparator using the time diversity.

• 조명전기설비학회논문지
• /
• 제21권5호
• /
• pp.10-24
• /
• 2007

본 연구에서는 연료전지의 전압을 $380[V_{DC}]$로 승압하기 위한 새로운 절연형 DC-DC 컨버터와 단상 $220[V_{DC}]$로 변환하기 위한 LC필터를 가진 PWM 인버터로 구성된 연료전지용 전력변환장치를 제안하였다. 여기서 기존의 컨버터보다 부품수가 적고 제어가 용이하며, 대용량에 적합한 새로운 DC-DC 컨버터는 2차측에 스위치 $S_5,\;S_6$을 추가로 구성하여 위상천이 폭을 조절함으로써 출력 전력을 제어할 수 있으며, 넓은 출력 전압 조정에서도 $93{\sim}97[%]$의 효율을 얻을 수 있다. 그리고 연료전지와 유사한 출력 특성을 갖는 연료전지 시뮬레이터를 구현하였으며, 적절한 데드 타임 td을 제어하여 고주파 변압기의 여자 전류의 피크값과 고주파 변압기 1차측 전류가 일치하는 부분에서 소프트 스위칭을 실현 시켰다. 또한 직렬 인덕턴스 La를 추가적으로 적절하게 설정하여 2차측의 스위치와 직렬 다이오드에 발생하는 서지 전압과 경부하시에 발생되는 도통 손실을 저감시켰다. 끝으로 TMS320C31보드와 EPLD를 이용한 PWM 스위칭 기법에 의해 동작하는 단상 인버터를 설계, 제작하여 가정용 교류전압 공급에 유용하게 활용할 수 있다.

• 전자공학회논문지SC
• /
• 제40권3호
• /
• pp.215-224
• /
• 2003

본 논문은 새로운 복합 변조방식에 의해 구동되는 메탈 할라이드 램프용 고주파 전자식 안정기에 관한 것이다. 제안하는 변조방법의 경우, 변조신호가 스위프되는 복합 주파수를 갖기 때문에, 일정한 주파수의 변조신호를 갖는 통상의 변조방법 보다 더욱 효과적으로 공명현상을 회피할 수 있다 차후 ASIC을 목적으로, 제안하는 안정기의 제어기는 마이크로프로세서를 사용하지 않고 EPLD만을 사용하여 설계하였다. 본 논문에서는 제안하는 변조방법의 구체적 알고리즘 및 제안하는 변조방법을 적용한 제어기프로토타입의 150 W 메탈할라이드 램프용 안정기로 수행된 실험결과를 기술하였다.

• 한국조명전기설비학회:학술대회논문집
• /
• 한국조명전기설비학회 2007년도 추계학술대회 논문집
• /
• pp.337-340
• /
• 2007

In the dissertation, a power conversion system for fuel cell is composed of a PWM inverter with LC filter in order to convert fuel cell voltage to a single phase 220[V], In addition, new insulated DC-DC converters are proposed in order that fuel cell voltage is boosted to 380[V]. In this paper, it requires smaller components than existing converters, which makes easy control. The proposed DC-DC converter controls output power by the adjustment of phase-shift width using switch S5 and S6 in the secondary switch, which provides 93-97[%] efficiency in the wide range of output voltage. Fuel cell simulator is implemented to show similar output characteristics to actual fuel cell. Appropriate dead time td enables soft switching to the range where the peak value of excitation current in a high frequency transformer is in accordance with current in the primary circuit. Moreover, appropriate setting to serial inductance La reduces communication loss arisen at light-load generator and serge voltage arisen at a secondary switch and serial diode. Finally, TMS320C31 board and EPLD using PWM switching technique to act a single phase full-bridge inverter which is planed to make alternating current suitable for household.

• 전기학회논문지P
• /
• 제59권2호
• /
• pp.135-140
• /
• 2010

This paper presents a sensorless speed control of BLDC Motor using terminal voltage of the one phase. Rotor position information is extracted by indirectly sensing the back EMF from only one of the three terminal voltages for a three-phase BLDC motor. Depending on the terminal voltage sensing rotor position, active filter is used for position information. This leads to a significant reduction in the component device of the sensorless circuit. Therefore this is a advantage for the cost saving and size reduction. With indirect sensing methods based on detection of the terminal voltage that require active filtering, the position information needs the six divider section by PLL circuit, the binary counter and johnson counter by the EPLD. Finally, this algorithm can estimate the rotor position information similar to Hall-sensor sticked the three-phase BLDC motor. As a result, the method described that it is not sensitive to filtering delays, allowing the motor to achieve a good performance over a wide speed range. In addition, a simple starting method and a speed estimation approach are also proposed. Experimental and simulation results are included to verify the proposed scheme.

• 천문학회지
• /
• 제29권spc1호
• /
• pp.389-390
• /
• 1996

The CCDs are widely used in astronomical observations either in direct imaging use or spectroscopic mode. However, the areas of available sensors are too small for large imaging format. One possibility to obtain large detection area is to assemble mosaics of CCD, and drive them simultaneously. Parallel driving of many CCDs together rules out the possibility of individual tuning; however, such optimisation is very important, when the ultimate low light level performance is required, particularly for new, or mixed devices. In this work, a new concept is explored for an entirely novel approach, where the drive waveforms are multiplexed and interleaved. This simultaneously reduces the number of leadout connections and permits individual optimisation efficiently. The digital controller can be designed within a single EPLD (Erasable Programmable Logic Device) chip produced by a CAD software package, where most of the digital controller circuits are integrated. This method can minimise the component. count., and improve the system efficiency greatly, based on earlier works by Han et a1. (1996, 1994). The system software has an open architecture to permit convenient modification by the user, to fit their specific purposes. Some variable system control parameters can be selected by a user with a wider range of choice. The digital controller design concept allows great flexibility of system parameters by the software, specifically for the compatibility to deal with any number of mixed CCDs, and in any format, within the practical limit.

• 전자공학회논문지B
• /
• 제31B권6호
• /
• pp.104-110
• /
• 1994

We proposed a high speed feature extraction algorithm and developed a feature vector extraction chip for high speed character recognition. It is hard to implement a high speed OCR by software alone with statistical method . Thus, the whole recognition process is divided into functional steps, then pipeline processed so that high speed processing is possible with temporal parallelism of the steps. In this paper we discuss the feature extraction step of the functional steps. To extract feature vector, a character image is normalized to 40$\times$40 pixels. Then, it is divided into 5$\times$5 subregions and 4x4 subregions to construct 41 overlapped subregions(10x10 pixels). It requires to execute more than 500 commands to extract a feature vector of a subregion by software. The proposed algorithm, however, requires only 10 cycles since it can extract a feature vector of a columm of subregion in one cycle with array structure. Thus, it is possible to process 12.000 characters per second with the proposed algorithm. The chip is implemented using EPLD and the effectiveness is proved by developing an OCR using it.

• 전자공학회논문지B
• /
• 제32B권11호
• /
• pp.1445-1454
• /
• 1995

In this study, we have developed a prototype of the automatic defects detection system for capsule inspection using the computer vision techniques. The subjects for inspection are empty hard capsules of various sizes which are made of gelatine. To inspect both sides of a capsule, 2-stage recognition is performed. Features we have used are various lengths of a capsule, area, linearity, symmetricity, head curvature and so on. Decision making is performed based on average value which is computed from 20 good capsules in training and permission bounds in factories. Most of time-consuming process for feature extraction is computed by hardware to meet the inspection speed of more than 20 capsules/sec. The main logic for control and arithmetic computation is implemented using EPLD for the sake of easy change of design and reduction in time for developement. As a result of experiment, defects on size or contour of binary images are detected over 95%. Because of dead zone in imaging system, detection ratio of defects on surface, such as bad joint, chip, speck, etc, is lower than the former case. In this case, detection ratio is 50-85%. Defects such as collet pinch and mashed cap/body seldom appear in binary image, and detection ratio is very low. So we have to process the gray-level image directly in partial region.