• Title/Summary/Keyword: Doubler

Search Result 207, Processing Time 0.032 seconds

A Study on Harmonic Correction of Air-Conditioner Power Conversion Equipment (에어컨 전력변환장치의 고조파 개선에 관한 연구)

  • Mun, Sang-Pil;Suh, Ki-Young;Lee, Hyun-Woo;Jung, Sang-Hwa
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.39 no.5
    • /
    • pp.43-50
    • /
    • 2002
  • To improve the current waveform of diode rectifiers, we propose a new operating principle for the voltage -doubler diode rectifiers. In the conventional voltage-doubler rectifier circuit, relatively large capacitors are used to boost the output voltage, while the proposed circuit uses smaller ones and a small reactor not to boost the output voltage but improve the input current waveform. A high input power factor of 97[%] and an efficiency of 98[%] are also obtained. The harmonic guide lines of proposed rectifier is no interfered with inverter switching, resulting in a simple, reliable and low-cost ac-to dc converters in comparison with the boost-type current-improving circuits.It compared conventional pulse-widthmodulated(PWM)inverter with half pulse-widthmodulated (HPWM) inverter. Proposed HPWM inverter eliminated dead-time by lowering switchingloss and holding over-shooting.

A K-band Hair-pin Oscillator Using a Frequency Doubler (주파수 체배기를 이용한 K-Band용 Hair-pin 발진기)

  • 현안선;김훈석;김종헌;이종철;김남영;정원채;홍의석
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.9 no.6
    • /
    • pp.833-842
    • /
    • 1998
  • In this paper, a K-band oscillator which is composed of a hair-pin resonator, a GaAs MESFET, and a frequency doubler, is suggested, implemented by HMIC(Hybrid Microwave Integrated Circuits) form, and characterized for its microwave performance. A $\lambda_g$/4 open stub is used in frequency doubler to suppress the fundamental frequency of 9 GHz which is the output of the hair-pin resonator oscillator and output matching network is optimized for its second harmonic freuency of 18 HGz. For the oscillator, the output power of -0.83 dBm, the fundamental frequency suppression of -23 dBc, and phase noise of -86 dBc/Hz at 18.20 GHz are obtained.

  • PDF

Design of Dual Band Wireless LAN Transmitter Using DGS (DGS를 이용한 이중대역 무선 랜 송신부 설계)

  • Kang Sung-Min;Choi Jae-Hong;Koo Kyung-Heon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.43 no.4 s.346
    • /
    • pp.75-80
    • /
    • 2006
  • This paper has proposed a novel dual band transmitter module which can be operating either as an amplifier or as a frequency multiplier according to the input frequency. A conventional dual band transmitter consists of separate amplifiers operating at each frequency band, but the proposed dual band module operates as an amplifier for the IEEE 802.11b/g signal, and as a frequency doubler for the IEEE 802.11a signal according to input frequency and bias voltage. In this paper, we have obtained sharp stop band characteristics by using microstrip DGS(Defected Ground Structure) to suppress the fundamental frequency of the frequency doubler as well as the second harmonic of the amplifier. From measurement result, second harmonic suppression is below -59dBc in the amplifier mode, and fundamental suppression is below -35dBc in the frequency doubler mode. And the designed module has 17.8dBm output P1dB at 2.4GHz and 10.1dBm power for 5.8GHz output, and the output power in the two modes are 0.8dB and 2.8dB larger than the module with ${\lambda}g/4$ reflector, respectively.

Design Improvements for Preventing Crack of Equipment Mounting Structure in Rotary Wing Aircraft (회전익 항공기의 장비 장착 지지 구조물의 균열 방지를 위한 설계 개선)

  • Bang, Daehan;Lee, Sook;Lee, Sanghoon;Choi, Sangmin
    • Journal of Aerospace System Engineering
    • /
    • v.14 no.1
    • /
    • pp.28-35
    • /
    • 2020
  • This paper presents the design improvements made for the crack which is in the mounting structure of the mechanical structure of rotary wing aircraft. The doubler added to the mounting structure of rotary wing aircraft was designed and manufactured based on the load at the development stage, and a crack was found in the surface of doubler at a certain point during the operation of the aircraft. To identify the cause of the crack, the initial deformation of the structure, which may occur as a result of fastening condition, was considered and the dynamic analysis of the natural frequency of the structure comparing to the blade passing frequency of the aircraft were additionally reviewed. As a result of this study, a shim was added to remove the physical gap of the fastening area, and a doubler with thickened reinforcement was installed. The increase of structural strength is shown by reviewing the results of dynamic analysis for the structural verification of the improved design, and the fatigue evaluation complied to the requirement of the aircraft lifetime.

Size-Reduced Ring-Hybrid Coupler Using Phase-Inverting Ultra-Wideband Transitions and Its Frequency Doubler Application (초광대역 위상 역전 전이 구조를 이용한 소형화된 링 하이브리드 결합기 및 주파수 체배기 응용)

  • Song, Sun-Young;Kim, Young-Gon;Park, Jin-Hyun;Kim, Kang-Wook
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.9
    • /
    • pp.1037-1044
    • /
    • 2010
  • In this paper, a new size-reduced, wideband ring-hybrid coupler is presented, and a design of a planar single-balanced doubler using the ring-hybrid is shown. This ring-hybrid coupler employs a pair of ultra-wideband transitions for phase inversion, which consists of in-phase and out of-phase transitions providing a good amplitude and phase balances for wide frequency ranges. The implemented ring-hybrid is 65 % smaller than conventional ring-hybrids, and provides 92.5 % and 81.3 % bandwidth at $\sum$ and $\Delta$ ports, respectively. Thanks to good amplitude and phase balances over wide bandwidth, the ring-hybrid can be applied to implement various balanced components. The implemented single-balanced doubler utilizing the ring-hybrid exhibits typical conversion loss of 10.5 dB for the output frequency range of 4~12 GHz with fundamental suppression level of 30 dB. The performance was also well-predicted with the nonlinear circuit simulation.

Rectifier Design Using Distributed Greinacher Voltage Multiplier for High Frequency Wireless Power Transmission

  • Park, Joonwoo;Kim, Youngsub;Yoon, Young Joong;So, Joonho;Shin, Jinwoo
    • Journal of electromagnetic engineering and science
    • /
    • v.14 no.1
    • /
    • pp.25-30
    • /
    • 2014
  • This paper discusses the design of a high frequency Greinacher voltage multiplier as rectifier; it has a greater conversion efficiency and higher output direct current (DC) voltage at high power compared to a simple halfwave rectifier. Multiple diodes in the Greinacher voltage multiplier with distributed circuits consume excited power to the rectifier equally, thereby increasing the overall power capacity of the rectifier system. The proposed rectifiers are a Greinacher voltage doubler and a Greinacher voltage quadrupler, which consist of only diodes and distributed circuits for high frequency applications. For each rectifier, the RF-to-DC conversion efficiency and output DC voltage for each input power and load resistance are analyzed for the maximum conversion efficiency. The input power with maximum conversion efficiency of the designed Greinacher voltage doubler and quadrupler is 3 and 7 dB higher, respectively;than that of the halfwave rectifier.

Design of a Voltage Multipler Circuit using a Modified Voltage Doubler (개선된 배전압 회로를 이용한 전압증배기 회로 설계)

  • Yeo, Hyeop-Goo;Jung, Seung-Min;Sonh, Seung-Il;Kang, Min-Koo
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.05a
    • /
    • pp.696-698
    • /
    • 2012
  • This paper introduces a new DC-DC voltage multiplier using a Dickson's charge pump and a modified voltage doubler. The voltage obtained from a conventional Dickson's chrage pump was reused for accelerating the voltage multiplication and the architecture of the proposed voltage multiplier would not decrease the device reliability of DMOS. The proposed 6-stage voltage multiplier generate about 33V with 3V voltage source. To evaluate the proposed voltage multiplier, simulations were performed with Magna DMOS technology. The simulated voltage multiplication agrees well with a theoretical value, therefore, this paper introduces a new fast voltage multiplier with minimum devices.

  • PDF

Active-Clamp AC-DC Converter with Direct Power Conversion (직접전력변환 방식을 이용한 능동 클램프 AC-DC 컨버터)

  • Cho, Yong-Won;Kwon, Bong-Hwan
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.17 no.3
    • /
    • pp.230-237
    • /
    • 2012
  • This paper proposes an active-clamp ac-dc converter with direct power conversion that has a simple structure and achieves high efficiency. The proposed converter is derived by integrating the step-down ac chopper and the output-voltage doubler. The proposed converter provides direct ac-dc conversion and dc output voltage without using any full-bridge diode rectifier. The step-down ac chopper using an active-clamp mechanism serves to clamp the voltage spike across the main switches and provides zero-voltage turn-on switching. The resonant-current path formed by the leakage inductance of the transformer and the resonant capacitor of the output-voltage doubler achieves the zero-current turn-off switching of the output diodes. The operation principle of the converter is analyzed and verified. A 500W prototype is implemented to show the performance of the proposed converter. The prototype provides maximum efficiency of 95.1% at the full load.

Design and Fabrication of the Frequency Doubler for 24GHz Local Oscillator (24GHz 대역 국부발진기용 주파수 체배기 설계 및 제작)

  • Seo, Gon;Kim, Jang-Gu;Han, Sok-Kyun;Park, Chang-Hyun;Choi, Byung-Hai
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.411-415
    • /
    • 2003
  • In this paper, a reflector type frequency doubler for local oscillator at 24GHz is designed and fabricated with ne71300-N MESFET. Optimum source and load impedances are decided through a multiharmonic load pull simulation technique. A conversion gain ran be improved using the reflector and fundamental and third harmonics are well suppressed with open stub of λ/4 length. Measured results show output power at 0dBm of input power is -3.776dBm, conversion gain 0.736dB, harmonic suppression 41.064dBc, respectively.

  • PDF