• 한국경영과학회:학술대회논문집
• /
• 한국경영과학회/대한산업공학회 2003년도 춘계공동학술대회
• /
• pp.200-207
• /
• 2003

Presented in this paper is a new fast and robust algorithm generating NC tool path for 2D pockets with islands. The input shapes are composed of line segments and cricular arcs. The algorithm has two steps: creation of successive offset loops and linking the loops to tool path. A modified pair-wise technique is developed in order to speed up and stabilize the offset process, and the linking algorithm is focused on minimizing tool retractions and preventing thin-wall rotting The proposed algorithm has been implemented In C++ and some illustrative examples are presented to show the practical strength of the algorithm.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.207-208
• /
• 2008

In this paper, we propose an efficient algorithm for reducing the complexity of LDPC code decoding by using node monitoring (NM). This NM algorithm is based on a new node-threshold method, and the message passing algorithm. This algorithm was simulated in order to verify its efficiency. Simulation results show that the complexity of our NM algorithm is improved to about 10%, compared with well-known methods.

• 대한산업공학회지
• /
• 제33권3호
• /
• pp.329-338
• /
• 2007

This paper presents a dispatching algorithm for nonidentical parallel machines problem considering rework, sequence dependent setup times and release times. For each pair of a machine and a job type, rework probability of each job on a machine can be known through historical data acquisition. The heuristic scheduling scheme named by EDDR (Earliest Due Date with Rework probability) algorithm is proposed in this paper making use of the rework probability. The proposed dispatching algorithm is measured by two objective function value: 1) total tardiness and 2) the number of reworked jobs, respectively. The extensive computational results show that the proposed algorithm gives very efficient schedules superior to the existing dispatching algorithms.

• 한국산학기술학회논문지
• /
• 제20권6호
• /
• pp.314-321
• /
• 2019

본 연구에서 개발된 Self-Adaptive Vision Correction Algorithm (SAVCA)은 광학적 특성을 모방하여 개발된 Vision Correction Algorithm (VCA)의 총 6개의 매개변수 중 자가 적응형태로 구축된 Division Rate 1 (DR1) 및 Division Rate 2 (DR2)를 제외한 Modulation Transfer Function Rate (MR), Astigmatic Rate (AR), Astigmatic Factor (AF) 및 Compression Factor (CF) 등 4개의 매개변수를 변경하여 사용성을 증대시키기 위해 제시되었다. 개발된 SAVCA의 검증을 위해 기존 VCA를 적용하였던 2개 변수를 갖는 수학 문제 (Six hump camel back 및 Easton and fenton) 및 30개 변수를 갖는 수학 문제 (Schwefel 및 Hyper sphere)에 적용한 결과 SAVCA는 비교한 다른 알고리즘 (Harmony Search, Water Cycle Algorithm, VCA, Genetic Algorithms with Floating-point representation, Shuffled Complex Evolution algorithm 및 Modified Shuffled Complex Evolution)에 비해 우수한 성능을 보여주었다. 마지막으로 공학 문제인 Speed reducer design에서도 SAVCA는 가장 좋은 결과를 보여주었다. 복잡한 매개변수 조절과정을 거치지 않은 SAVCA는 여러 분야에서 적용이 가능할 것이다.

• 대한전자공학회논문지TC
• /
• 제44권2호
• /
• pp.62-68
• /
• 2007

본 논문에서는 메모리와 곱셈기가 내장된 고속 FPGA(Field Programmable Gate Array)에서 효율적으로 구현할 수 있는 정수 나눗셈 알고리즘을 제안하였다. 제안된 알고리즘은 메모리를 이용한 Look-up Table(LUT)과 곱셈기를 사용하여 반복 계산(Iteration)구조로 FPGA의 자원을 최소화할 수 있으며 반복연산 횟수가 일반적으로 알려진 뺄셈 또는 뺄셈-곱셈에 의한 나눗셈 알고리즘에 비해 매우 적어 Latency를 최소화 할 수 있다. Xilinx사의 Virtex-4 FPGA에 VHDL coding을 통해 Pipeline구조로 구현한 결과 17bit의 정수 나눗셈을 300MSPS( Mega Sample per Second)의 속도로 수행하였다. 또한 일반적으로 사용되고 있는 뺄셈 또는 뺄셈-곱셈 구조에 비해 FPGA의 소요자원인 Slices의 경우 1/6이하, 곱셈기-누산기 수는 1/4이하로 줄일 수 있었으며, 입출력 간의 지연 Latency를 1/3이하로 줄일 수 있어 다른 알고리즘에 비해 매우 효율적인 구조임을 확인하였다.

• ETRI Journal
• /
• 제25권3호
• /
• pp.179-186
• /
• 2003

Using biometrics to verify a person's identity has several advantages over the present practices of personal identification numbers (PINs) and passwords. At the same time, improvements in VLSI technology have recently led to the introduction of smart cards with 32-bit RISC processors. To gain maximum security in verification systems using biometrics, verification as well as storage of the biometric pattern must be done in the smart card. However, because of the limited resources (processing power and memory space) of the smart card, integrating biometrics into it is still an open challenge. In this paper, we propose a fingerprint verification algorithm using a multi-resolution accumulator array that can be executed in restricted environments such as the smart card. We first evaluate both the number of instructions executed and the memory requirement for each step of a typical fingerprint verification algorithm. We then develop a memory-efficient algorithm for the most memory-consuming step (alignment) using a multi-resolution accumulator array. Our experimental results show that the proposed algorithm can reduce the required memory space by a factor of 40 and can be executed in real time in resource-constrained environments without significantly degrading accuracy.

• International Journal of Aeronautical and Space Sciences
• /
• 제1권2호
• /
• pp.43-49
• /
• 2000

The Global Positioning System (GPS) is becoming more attractive navigation means for LEO (Low Earth Orbit) spacecraft due to the data accuracy and convenience for utilization. The anomalies such as serious variations of Dilution-Of-Precision (DOP), loss of infrequent 3-dimensional position fix, and deterioration of instantaneous accuracy of position and velocity data could be observed, which have not been appeared during the ground testing. It may cause lots of difficulty for the processing of the orbit control algorithm using the GPS data. In this paper, the characteristics of the GPS data were analyzed according to the configuration of GPS receiver such as position fix algorithm and mask angle using GPS navigation data obtained from the first Korea Multi-Purpose Satellite (KOMPSAT). The problem in orbit tracking using GPS data, including the infrequent deterioration of the accuracy, and an efficient algorithm for its countermeasures has also been introduced. The reliability and efficiency of the modified algorithm were verified by analyzing the effect of the results between algorithm simulation using KOMPSAT flight data and ground simulator.

• 한국수학교육학회지시리즈A:수학교육
• /
• 제52권2호
• /
• pp.217-230
• /
• 2013

This study attempts to propose the construction of textbook contents of fraction division and to suggest a method to strengthen the connection among problem context, manipulation activities and symbols by proposing an algorithm of dividing fractions based on problem contexts. As showing the suitable algorithm to problem context, it is able to understand meaningfully that the algorithm of fractions division is that of multiplication of a reciprocal. It also shows how to deal with remainder in the division of fractions. The results of this study are expected to make a meaningful contribution to textbook development for primary students.

• 한국지능시스템학회:학술대회논문집
• /
• 한국퍼지및지능시스템학회 2003년도 ISIS 2003
• /
• pp.264-267
• /
• 2003

Multiple sequence alignment is a useful tool to identify the relationships among protein sequences. Dynamic programming is the most widely used algorithm to obtain multiple sequence alignment with optimal cost. However dynamic programming cannot be applied to certain cost function due its drawback and to produce optimal multiple sequence alignment. We proposed sub-alignment refinement algorithm to overcome the problem of dynamic programming and impelmented this algorithm as a module of our MS Windows-based sequence alignment program.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 추계학술대회 논문집 학회본부 B
• /
• pp.588-590
• /
• 1999

In this paper the design method of a fuzzy logic controller with a genetic algorithm is proposed. Fuzzy logic controller is based on linguistic descriptions(in the form of fuzzy IF-THEN rules) from human experts. The auto-tuning method is presented to automatically improve the output performance of controller utilizing the genetic algorithm. The GA algorithm estimates automatically the optimal values of scaling factors and membership function parameters of fuzzy control rules. Controllers are applied to the processes with time-delay and the DC servo motor. Computer simulations are conducted at the step input and the output performances are evaluated in the ITAE.