• Title/Summary/Keyword: DECODER

Search Result 1,664, Processing Time 0.026 seconds

Methods to improve Log-MAP Decoding in Frequency Selective Fading Channels

  • Kim, Jeong-Su
    • Journal of the Korea Society of Computer and Information
    • /
    • v.21 no.9
    • /
    • pp.51-55
    • /
    • 2016
  • High-capacity, high quality services should be guaranteed in mobile communication environment. Excellent channel coding and compensation techniques are required so as to improve data reliability on fading channels. In this paper, we propose a method using double pilots, estimates and compensates for the fading of information symbols. The proposed method using Log-MAP Turbo decoder through the iterative decoder, improves BER performance under the environment of the frequency selective fading channel. Compared to the existing methods, the suggested methods show functional improvement of approximately 3dB in case that the number of iteration decoding is 5 and BER is $10^{-4}$.

A Design of Multi-Format Audio Decoder (복수 포멧 지원 오디오 복호화기 설계)

  • Park, Sung-Wook
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.17 no.4
    • /
    • pp.477-482
    • /
    • 2007
  • This paper presents an audio decoder architecture which can decode AC-3 and MPEG-2 audio bit-streams efficiently. MPEG-2 synthesis filtering is modified by the 32-point FFT to share the common data path with the AC-3's. A programmable Audio DSP core and a hardwired common synthesis tilter are incorporated for effective decoding of two different formats.

A Burst Error Correction Decoding Algorithm in TCM on Mobile Communications (이동통신에서 TCM의 연집에러 정정을 위한 복호방식)

  • 이영천;김종일;이명수;홍대식;강창언
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.17 no.9
    • /
    • pp.1020-1028
    • /
    • 1992
  • In this paper, a burst-error-correcting adaptive decoding in TCM(Trellis Coded Modulation) is presented that combines maximun-likelihood decoding with a burst error detection scheme. The decoder usually operates as a Viterbi decoder and switches to a burst-error-correcting mode whenever error patterns uncorrectable by Viterbi decoder are detected. It is demonstrated that TCM using adaptive decoding method outperforms a traditional TCM on the multi-path fading channels that are busty in nature, which are like the channel environments of mobile communications.

  • PDF

Design of Decoder for H.264/AVC Intra Prediction Mode (H.264/AVC 인트라 예측모드용 디코더 설계)

  • Jung, Duck-Young;Sonh, Seung-Il
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.1
    • /
    • pp.1046-1050
    • /
    • 2005
  • 영상 정보의 발전으로 다양한 멀티미디어 서비스를 가능하게 하였고 네트워크와 IT의 발전으로 사용자가 풍부한 정보를 접할 수 있는 기회를 제공하였다. 이러한 동영상과 정지영상의 많은 정보를 압축하는 여러 방식 중에서 디지털 비디오 압축 관련 국제 표준안 중 MPEG-4와 H.264가 발표되었다. 유연성이 좋은 MPEG-4와 달리 H.264는 비디오 프레임의 효율적인 압축과 신뢰성을 강조 한다. 특히 H.264의 압축 기술은 HDTV처럼 큰 영상 뿐 아니라 카메라폰이나 DMB등의 특히 작은 크기의 영상에서 고품질의 영상을 보다 효율적으로 제공 한다. 본 논문은 기존의 동영상 압축 표준에 비하여 높은 압축성능과 유연성의 장점을 가지고 있고 표준 H.264/AVC에서 공간적 예측을 사용하여 비디오 프레임을 압축하는 방법인 Intra coding 에서 사용하는 여러 모드 중 4*4 예측모드를 연구하여 C언어를 이용한 최적화된 시뮬레이션과 Intra coding decoder의 성능평가를 통한 최적화를 실시하였고, 최적화된 예측 정보를 바탕으로 Intra coding decoder를 VHDL언어를 이용하여 하드웨어로 구현하였다.

  • PDF

Efficient Maximum-Likelihood and Sub-optimal Decoders

  • Le, Minh-Tuan;Pham, Van-Su;Mai, Linh;Yoon, Giwan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.2
    • /
    • pp.110-116
    • /
    • 2005
  • In this paper, a low-complexity ML decoder based on QR decomposition, called LCMLDec decoder, is proposed for the V-BLAST with 2 transmit antennas. Then, it is combined with other suboptimal interference nulling and cancelling decoders originated form QR decomposition such as sorted QR or MMSE-SQRD decoder to generate efficient decoders that significantly improve the performance of the V_BLAST with more than 2 transmit antennas, at the expense of a small increase in complexity. Simulation results are provided to demonstrate the performances and complexities of the proposed decoders.

  • PDF

Real-time Implementation of Dolby Pro Logic Decoder Using ARM-7 Core (ARM-7 코어를 이용한 Dolby Pro Logic 복호기의 실시간 구현)

  • 이창우;이상근;조재문
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.24 no.8B
    • /
    • pp.1412-1420
    • /
    • 1999
  • In order to enhance multi-channel audio signals, Dolby Pro Logic is widely used especially for the Hi-Fi audio system, since it can provide highly stereophonic effects and a nice separation of multi-channel sound. This paper describes an implementation of Dolby Pro Logic decoder with ARM-7 core. The code is modified for the fixed point operation and optimized. For the verification of the code, the operation time and the precision are estimated thoroughly. As a result, it is verified that Dolby Pro Logic decoder can be implemented with ARM-7 core operating at 54 MHz.

  • PDF

Multiple Phase Differential Detection of Trellis-coded MDPSK-OFDM (트렐리스 부호화된 MDPSK-OFDM의 다중 위상차 검파)

  • Kim, Chong-Il
    • Proceedings of the Korea Institute of Convergence Signal Processing
    • /
    • 2003.06a
    • /
    • pp.217-221
    • /
    • 2003
  • In this paper, the Viterbi decoder containing new branch metrics of the squared Euclidean distance with multiple order phase differences is introduced in order to improve the bit error rate (BER) in the differential detection of the trellis-coded MDPSK-OFDM. The proposed Viterbi decoder is conceptually same as the multiple Phase differential detection method that uses the branch metric with multiple phase differences. Also, we describe the Viterbi algorithm in order to use this branch metrics. Our study shows that such a Viterbi decoder improves BER performance without sacrificing bandwidth and power efficiency. Also, the proposed algorithm can be used in the single carrier modulation.

  • PDF

A Study on High Speed LDPC Decoder Based on HSS (HSS기반의 고속 LDPC 복호기 연구)

  • Jung, Ji Won
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.5 no.3
    • /
    • pp.164-168
    • /
    • 2012
  • LDPC decoder architectures are generally classified into serial, parallel and partially parallel architectures. Conventional method of LDPC decoding in general give rise to a large number of computation operations, mass power consumption, and decoding delay. It is necessary to reduce the iteration numbers and computation operations without performance degradation. This paper studies Horizontal Shuffle Scheduling (HSS) algorithm. In the result, number of iteration is half than conventional algorithm without performance degradation. Finally, this paper present design methodology of high-speed LDPC decoder and confirmed its throughput is up to about 600Mbps.

Design of A MAP Decoder with MAP(Maximum A Posteriori) Algorithm (MAP(Maximum A Posteriori)복호 알고리즘을 이용한 MAP Decoder의 설계)

  • Jung, Deuk-Soo;Song, Oh-Young
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2002.04b
    • /
    • pp.1615-1618
    • /
    • 2002
  • 본 논문은 MAP(Maximum A Posteriori) 복호 알고리즘을 이용한 MAP Decoder의 설계에 관해 다룬다. 채널코딩기법은 채널을 통해서 디지털 정보를 전송할 때 신뢰성을 제공하기 위해서 사용되어 진다. 즉 수신단에서 수신된 정보의 오류를 검사하고 수정하기 위한 목적으로 송신단에서는 디지털 정보에 부가 정보를 첨가해서 전송하게 된다. 그래서 무선 이동 통신에서 성능이 우수한 채널코딩기법은 우수한 통신 품질을 위해서는 필수적이라고 할 수 있다. 최근에 Shannon의 한계에 매우 근접한 성능으로 많이 알려진 오류정정부호로 터보코드가 발표되었고 많은 연구가 진행되고 있다. 터보코드의 부호기로는 RSC(recursive systematic convolutional)코드가 사용되며 디코딩 알고리즘으로는 주로 MAP 복호 알고리즘을 사용한다. 본 논문에서 제안된 MAP 복호기는 하드웨어로 구현하기 위해서 변형된 LOG-MAP 복호 알고리즘을 이용하였고 터보디코더의 반복 복호에 이용할 수 있다.

  • PDF

A Design of Modified Euclidean Algorithm for RS(255,239) Decoder (수정된 유클리드 알고리즘을 이용한 RS(255,239) 복호기의 설계)

  • Son, Young-Soo;Kang, Sung-Jin
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.10a
    • /
    • pp.981-984
    • /
    • 2009
  • In this paper, We design RS(255,239) decoder with modified Euclidean algorithm, which show polynomic coefficient state machine instead of calculating coefficients of modified Euclidean algorithm. This design can reduce complexity and implement High-speed Read Solomon decoder. Additionally, we have synthesized with Xilinx XC4VLX60. From synthesis, it can operate at clock frequency of 77.4MHz, and gate count is 20,710.

  • PDF