• The Transactions of the Korean Institute of Power Electronics
• /
• v.3 no.2
• /
• pp.156-164
• /
• 1998

The operation regions of a three-phase(3Ø) voltage-source(VS) PWM converter are classified in the current vector plane of the synchronous reference frame and their characteristics are explained. In the the power-factor decreasing region, the current control with unity power-factor can not give satisfactory performance to the given load because of the distortion of input current and the ripples and the steady-state errors in DC link voltage. In this paper, the derivation of the optimal current vector is proposed to solve these problems. With this, the input current can be controlled sinusoidally with available maximum power factor and the DC link voltage be the given load, resulting the expansion of the operation region of the 3Ø VS PWM converter. The validity of the proposed control method is proved by the experimental results.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.18 no.2
• /
• pp.68-74
• /
• 2004

This paper presents a novel hybrid multilevel inverter using DC-Link voltage combination in order to improve the waveshape of output voltage and reduce harmonics. The proposed multilevel inverter can generate an 11-level output voltage. It employs three H-bridge cell, which consists of single phase full-bridge inverter module. Among them, two modules are used for level generation, and one module performs PWM switching. Nine levels are synthesised by the level inverter, and two levels are added to output by the PWM inverter. As a result, it generates an 11-level. The operational principles are explained in depth, and the validity of the proposed system is verified through the PSpice simulation and experimental results based on a prototype.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.12 no.4
• /
• pp.386-398
• /
• 1987

This paper is proposed the Suboptimal PAWM(Pulse Amplitude Width Modulation) for minimize harmonic effects generated by switching operation of PWM Inverter. This strategy determine one switching pattern at a fixed point(fundamental) voltage u1=1.2) which THD(Total Harmonic Distortion) are minimized in the suboptimal PWM strategy, and controls only frequency in the inverter while voltage control is carried out by DC Chopper in the DC Link. This strategy is applied at VSD(Variable Speed Drive) of Three phase induction moter, and acoustic noise of motor, line to line voltage and current of inverter, current harmonic spectrum was estimated and also compared with other switching strategy. From the results, the validity of this strategy can be verified.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.15 no.5
• /
• pp.387-393
• /
• 2010

This paper proposes a correction method of capacitance estimation considering the temperature effect for the DC-link capacitor banks in three-phase AC/DC/AC PWM converters. At first, operating temperature of the capacitors is detected and capacitance variation is corrected due to the temperature effect. Thermisters are used for sensing the temperature and voltage variation across the thermister is exploited to identify the capacitance change. The validity of the proposed method has been verified by experimental results.

• Proceedings of the KIPE Conference
• /
• 2019.11a
• /
• pp.13-15
• /
• 2019

듀얼 인버터를 가진 개방 권선형 영구자석 동기 전동기는 같은 DC Link 전압으로 모터에 더 큰 전압을 사용할 수 있게 할 수 있다. 이 때문에 DC Link와 인버터 사이의 DC/DC Boost 컨버터의 필요성을 없애줄 뿐 아니라 배터리의 전압을 낮출 수 있어 안전상의 이점 및 BMS의 요구 조건을 낮추므로 경제적 이점을 가질 수 있다. 이 시스템은 경제적 이점 외에도 모터에 고전압을 인가함으로써 기존에 비해 고속 운전 영역 확장 또는 운전 영역을 기존과 동일하게 유지한다면 인버터의 손실 감소라는 이점 또한 얻을 수 있다. 그러나 1차단 인버터와 2차단 인버터의 합성전압 차이로 인해 생기는 Zero Sequence Voltage (ZSV)로 인해 시스템의 손실을 증대시키는 Zero Sequence Current (ZSC)가 흐를 수 있다. 본 연구에서는 이를 억제하기 위한 스위칭 패턴 형성을 위한 PWM 캐리어 생성 방법에 대해 제시하고, 이 방법을 적용하여 스위칭 순서 상 센터 영벡터의 유/무에 따른 제어 영향성 분석을 추가로 진행하여 전류 리플을 줄일 수 있는 스위칭 패턴 생성 방법을 제시한다.

• Journal of Electrical Engineering and Technology
• /
• v.13 no.4
• /
• pp.1528-1538
• /
• 2018

In this paper, configuration of $1-{\phi}$ seven-level boost DC-link cascade based reversing voltage multilevel inverter (BDCLCRV MLI) is proposed for uninterrupted power supply (UPS) applications. It consists of three level boost converter, level generation unit and full bridge circuit for polarity generation. When compared with conventional boost cascaded H-bridge MLI configurations, the proposed system results in reduction of DC sources, reduced power switches and gate drive requirements. Inverter switching is accomplished by providing appropriate switching angles that is generated by any optimization switching angle techniques. Here, round modulation control (RMC) method is taken as the optimization method and switching angles are derived and the same is compared with various switching angles methods i.e., equal-phase (EP) method, and half-equal-phase (HEP) method which results in improved quality of obtained AC power with lowest total harmonic distortion (THD). Reduction in DC sources and switch count makes the system more cost effective. A simulation and prototype model of $1-{\phi}$ seven-level BDCLCRV MLI system is developed and its performance is analyzed for various operating conditions.

• Journal of Power Electronics
• /
• v.9 no.1
• /
• pp.109-116
• /
• 2009

This paper addresses the output control of a utility-connected double-fed induction machine (DFIM) for wind power generation systems (WPGS). DFIM has a back-to-back converter to control outputs of DFIM driven by the wind turbine for WPGS. To supply commercially the power of WPGS to the grid without any problems related to power quality, the real and reactive powers (PQ) at the stator side of DFIM are strictly controlled at the required level, which in this paper is realized with the Fuzzy PI controller based on the field orientation control. For the Sinusoidal Pulse Width Modulation (SPWM) converter connected to the rotor side of DFIG to maintain the controllability of PQ at the state side of DFIM, the DC voltage of the DC link capacitor is also controlled at a certain level with the conventional Proportion-Integral (PI) controller of the real power. In addition, the power quality at the grid connected to the rotor side of DFIM through the back-to-back converter is maintained in a certain level with a PI controller of the reactive power. The controllers for the PQ at the stator side of DFIM, the DC link voltage of the back-to-back inverter and the reactive power at the grid connected to the rotor side of DFIM are designed and simulated in the PSIM program, of which the result verifies the performance of the proposed controllers.

• Journal of Electrical Engineering and Technology
• /
• v.11 no.4
• /
• pp.905-914
• /
• 2016

This paper proposes a new phase current reconstruction technique for interleaved three-phase bidirectional dc-dc converters using a single current sensor. In the proposed current reconstruction algorithm, a single current sensor is employed at the dc-link, and the dc-link current information is sampled at either the peak or valley point of the pulse-width modulation (PWM) carriers regularly. From the obtained current information, all phase currents are reconstructed in a single PWM cycle. After that, the digital current controller is applied to achieve current balancing in each phase. Compare to the previous multiple current sensor method, the proposed strategy reduces the number of the current sensors in the interleaved three-phase bidirectional converter as well as reducing potential current sensing error caused by non-ideal characteristics of the multiple current sensors. The effectiveness of the proposed method is verified from the experiments based on a 3kW three-phase bidirectional converter prototype for the automotive battery charging application.

• Journal of Power Electronics
• /
• v.17 no.4
• /
• pp.923-932
• /
• 2017

This paper proposes a novel scheme which can compensate the common-mode voltage (CMV) for five-level active neutralpoint clamped (5L-ANPC) inverters, which is based on modifying the space vector pulse width modulation (SVPWM) and adding an auxiliary leg to the inverter. For the modified SVPWM, only the 55 voltage vectors producing low CMV values among the 125 possible voltage vectors are utilized, which varies over the three voltage levels of $-V_{dc}/12$, 0 V, and $V_{dc}/12$. In addition, the compensating voltage, which is injected into the 5L-ANPC inverter system to cancel the remaining CVM through a common-mode transformer (CMT) is generated by the additional NPC leg. By the proposed method, the CMV of the inverter is fully eliminated, while the utilization of the DC-link voltage is not decreased at all. Furthermore, all of the DC-link and flying capacitor voltages of the inverter are well controlled. Simulation and experimental results have verified the validity of the proposed scheme.

• Proceedings of the KIPE Conference
• /
• 2001.10a
• /
• pp.266-270
• /
• 2001

This paper presents a novel topological prototype of voltage source series quasi-resonant zero current soft-switching pulse frequency modulated dc-dc power converter circuit using IGBTs which incorporates a high-frequency flyback transformer link. Its steady-state operating principle is described on the basis of simulation analysis, along with the open loop controlled power regulation characteristics of the multi-functional coupled inductors linked dc-dc power converter operating under a principle of zero current soft switching commutation.