• Journal of Power Electronics
• /
• 제13권3호
• /
• pp.349-361
• /
• 2013

As a result of the advantages such as high efficiency, continuous current and high stability margin, push-pull converter with continuous current (PPCWCC) is competitive for battery discharge regulator (BDR) which plays an important role in power conditioning unit (PCU). Leakage inductance yields current spike in low-ripple current of PPCWCCs. The operating modes are added due to leakage inductance. Therefore the steady state performance is affected, which is embodied in the spike of low-ripple current. PPCWCCs which are suitable for BDR can be separated into three types by current spike characteristics. Three representative topologies IIs1, IIcb2 and Is3 are analyzed in order to investigate the factors on the magnitude and duration of spike. Equivalent current sampling method (ECSM) which eliminates the sampling time delay and achieves excellent dynamic performance is adopted to prevent the spike disturbance on current sampling. However, ECSM reduces the sampling accuracy and telemetry accuracy due to neglecting the spike. In this paper, ECSM used in PPCWCCs is summarized. The current sampling error is analyzed in quality and quantity, which provides the foundation for offsetting and enhancing the telemetry accuracy. Finally, current sampling error rate of three topologies is compared by experiment results, which verify the theoretical analysis.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제48권9호
• /
• pp.517-522
• /
• 1999

This paper addresses the issue of current sampling in a high performance AC drive system fed by a discontinuous PWM inverter. The effect of the sampling error due to the measurement delay produced by an input stage low pass filter and an A/D converter is described in the case of discontinuous PWM. To compensate for the sampling error, a method to estimate the delay time of the whole measurement system based on the measured current is proposed and its effectiveness is verified by experimental results. The proposed algorithm can automatically estimate the system delay introduced by the low pass filter and the A/D converter at the commissioning stage. By delaying the current sampling by the estimated value, experimental results indicate that more than 50% reduction of current ripple can be achieved.

• 전력전자학회논문지
• /
• 제4권5호
• /
• pp.462-473
• /
• 1999

디지털 제어 방식으로 구동되는 모든 교류 전동기 벡터제어시스템의 근간을 이루는 전류 측정에 관한 문제를 다룬다. 일반적인 펄스폭 변조 방식 교류 전동기 구동 시스템에서 전동기 전류에 포함된 인버터 스위칭 노이즈를 없애기 위하여 저역 통과 필터를 사용하는데 이러한 필터는 필연적으로 측정된 신호의 시간 지연을 유발하게 된다. 따라서 샘플링한 전류값에는 기본파 성분 뿐만아니라 고조파 리플 성분이 포함된다. 본 논문에서는 3상 대칭 펄스폭 변조시 기준 전압 벡터의 위치에 다른 전류 샘플링 오차를 해석적으로 구하고 이러한 샘플링 오차를 최소화하기 위한 기법을 제안한다. 제안된 지연 보상 샘플링 기법을 사용하면 정상 상태 전류 측정 오차를 최소화할 수 있고 보다 정확한 토오크 제어가 가능하게 됨을 시뮬레이션과 실험을 통해 보였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2001년도 하계학술대회 논문집 B
• /
• pp.1035-1037
• /
• 2001

This paper presents an improved hys- teresis current control method for three-phase PWM power inverters using 3-level comparator. Hysteresis current controller using 3-level comparator has an advantage of constant switching frequency compared with conventional hysteresis current controller. However, this method has disadvantage that the longer sampling period, the larger current error because the switching is performed without considering current error magnitude of each phase. The proposed method improves the control performance by selecting the optimum switching pattern in which the magnitudes of current errors are considered introducing space vector concept. Simulation results using Matlab/Simulink show that the proposed control method reduces current error keeping the merit of previous hysteresis current control method.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 하계학술대회 논문집 B
• /
• pp.1084-1087
• /
• 2002

This paper presents an improved fuzzy logic-based adaptive PWM technique. A fuzzy logic- based adaptive PWM technique determines the optimal output voltage vector which takes into account both direction of back-emf and direction of current error vector. This technique has a simple structure and a good level of stability, but it has disadvantages. The longer sampling period, the larger current error. Because there is no considerations of the current error magnitude of each phases. The proposed method improves the control performance by selecting the optimum switching pattern in which the magnitudes of current errors are considered introducing space vector concept. Simulation results using Matlab/Simulink show that the proposed control method reduces current error keeping the merit of previous one.

• Communications for Statistical Applications and Methods
• /
• 제19권3호
• /
• pp.315-331
• /
• 2012

2011년 3월 오프라인 노래연습장, 유흥 단란주점 표본조사업소에서 수집한 곡목별 히팅수 로그데이터로부터 강남지부 등 총 11개 지부의 히팅수와 히팅수 표본오차를 추정하였다. 업소에서 징수한 음악저작물 사용료를 추정된 곡목별 히팅수를 기준으로 관계권리자(작곡, 작사, 편곡자 등)에게 분배하는 현행 분배방식에 따라 표본오차 규모를 금액으로 환산하여 크기를 검토하였다. 기존표본은 과소하여 히팅수 추정시 표본오차를 과다하게 발생시켰으며, 본 연구에서는 히팅수 추정오차를 줄여 음악저작권사용료 분배에 형평성을 기할 수 있는 합리적인 표본크기 개선방안을 제안하였다.

• 한국통신학회논문지
• /
• 제21권5호
• /
• pp.1325-1331
• /
• 1996

본 논문에서는 전류 스위칭(switched-current:SI) 시스템에서 THD(total harmonic distortion) 증가 원인인 클럭피드스루(clock feedthrough:CFT) 오차 전압을 감소시키는 새로운 전류 메모리(current-memory) 회로를 제안하였다. 제안한 전류 메모리는 CMOS 상보형의 PMOS 트랜지스터를 이용하여 CFT 오차 전압에 의한 출력 왜곡 전류를 감소시킨다. 제안한 전류 메모리 회로를 $1.2{\mu}{\textrm{m}}$ CMOS 공정을 사용하여 설계하고, 입력으로 전류 크기 $68{\mu}{\textrm{m}}$인 1MHz 정현파 신호를 인가하였다.(샘플링 주파수:20MHz) 모의 실험 결과, 기존의 전류 메모리보다 CFT 오차 전압에 의한 출력 왜곡 전류가 10배 정도 감소를 나타내었으며 신호 대 바이어스 전류비가 0.5(peak signal-to-bias current ratio:i/J)인 1KHz 신호를 인가할 경우 THD는 -57dB이다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1999년도 전력전자학술대회 논문집
• /
• pp.399-402
• /
• 1999

The single sensor technique reconstructing phase currents from the dc-link current without phase current sensors in proposed. When the duration of active vector is too short for the snubber current to reduce, the dc-link current including the snubber current gives large detection error. The solution is presented by analyzing the snubber current and modifying the switching sequences. This scheme is simple, requires only one sampling a period and has good results for detecting the phase currents.

• Journal of Power Electronics
• /
• 제11권1호
• /
• pp.64-73
• /
• 2011

The stability of PWM rectifiers with a deadbeat current controller is seriously influenced by computation time delays and low-pass filters inserted into the current-sampling circuit. Predictive current control is often adopted to solve this problem. However, grid current predictive precision is affected by many factors such as grid voltage estimated errors, plant model mismatches, dead time and so on. In addition, the predictive current error aggravates the grid current distortion. To improve the grid current predictive precision, an improved deadbeat current controller with a repetitive-control-based observer to predict the grid current is proposed in this paper. The design principle of the proposed observer is given and its stability is discussed. The predictive performance of the observer is also analyzed in the frequency domain. It is shown that the grid predictive error can be decreased with the proposed method in the related bode diagrams. Experimental results show that the proposed method can minimize the current predictive error, improve the current loop robustness and reduce the grid current THD of PWM rectifiers.

• Journal of Power Electronics
• /
• 제4권2호
• /
• pp.102-111
• /
• 2004

This paper is concerned with a deadbeat current control implementation of shunt-type three-phase active power filter (APF). Although the one-dimensional deadbeat control method can attain time-optimal response of APF compensating current, one sampling period is actually required fur its settling time. This delay is a serious drawback for this control technique. To cancel such a delay and one more delay caused by DSP execution time, the desired APF compensating current has to be predicted two sampling periods ahead. Therefore an adaptive predictor is adopted for the purpose of both predicting the control error of two sampling periods ahead and bringing the robustness to the deadbeat current control system. By adding the adaptive predictor output as an adjustment term to the reference value of half a source voltage period before, settling time is made short in a transient state. On the other hand, in a steady state, THD (total harmonic distortion) of the utility grid side AC source current can be reduced as much as possible, compared to the case that ideal identification of controlled system could be made.