• Journal of the Korean Vacuum Society
• /
• v.19 no.2
• /
• pp.114-120
• /
• 2010

Conventional surface texturing in crystalline silicon solar cell have been use wet texturing by Alkali or Acid solution. But conventional wet texturing has the serious issue of wafer breakage by large consumption of wafer in wet solution and can not obtain the reflectance below 10% in multi crystalline silicon. Therefore it is focusing on RIE texturing, one method of dry etching. We developed large scale plasma RIE (Reactive Ion Etching) equipment which can accommodate 144 wafers (125 mm) in tray in order to provide surface texturing on the silicon wafer surface. Reflectance was controllable from 3% to 20% in crystalline silicon depending on the texture shape and height. We have achieved excellent reflectance below 4% on the weighted average (300~1,100 nm) in multi crystalline silicon using plasma texturing with gas mixture ratio such as $SF_6$, $Cl_2$, and $O_2$. The texture shape and height on the silicon wafer surface have an effect on gas chemistry, etching time, RF frequency, and so on. Excellent conversion efficiency of 16.1% is obtained in multi crystalline silicon by RIE process. In order to know the influence of RF frequency with 2 MHz and 13.56 MHz, texturing shape and conversion efficiency are compared and discussed mutually using RIE technology.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.490.2-490.2
• /
• 2014

Since the general solar cells accept sun light at the front side, excluding the electrode area, electrons move from the emitter to the front electrode and start to collect at the grid edge. Thus the edge of gridline can be important for electrical properties of screen-printed silicon solar cells. In this study, the improvement of electrical properties in screen-printed crystalline silicon solar cells by contact treatment of grid edge was investigated. The samples with $60{\Omega}/{\square}$ and $70{\Omega}/{\square}$ emitter were prepared. After front side of samples was deposited by SiNx commercial Ag paste and Al paste were printed at front side and rear side respectively. Each sample was co-fired between $670^{\circ}C$ and $780^{\circ}C$ in the rapid thermal processing (RTP). After the firing process, the cells were dipped in 2.5% hydrofluoric acid (HF) at room temperature for various times under 60 seconds and then rinsed in deionized water. (This is called "contact treatment") After dipping in HF for a certain period, the samples from each firing condition were compared by measurement. Cell performances were measured by Suns-Voc, solar simulator, the transfer length method and a field emission scanning electron microscope. According to HF treatment, once the thin glass layer at the grid edge was etched, the current transport was changed from tunneling via Ag colloids in the glass layer to direct transport via Ag colloids between the Ag bulk and the emitter. Thus, the transfer length as well as the specific contact resistance decreased. For more details a model of the current path was proposed to explain the effect of HF treatment at the edge of the Ag grid. It is expected that HF treatment may help to improve the contact of high sheet-resistance emitter as well as the contact of a high specific contact resistance.

• Journal of the Korean Solar Energy Society
• /
• v.25 no.4
• /
• pp.1-11
• /
• 2005

The stoichiometric mixture of evaporating materials for the $CuInSe_2$ single crystal thin film was prepared from horizontal furnace. Using extrapolation method of X-ray diffraction patterns for the polycrystal $CuInSe_2$, it was found tetragonal structure whose lattice constant $a_0$ and $c_0$ were $5.783\;{\AA}$ and $11.621\;{\AA}$, respectively. To obtain the $CuInSe_2$ single crystal thin film, $CuInSe_2$ mixed crystal was deposited on throughly etched GaAs(100) by the HWE(Hot Wall Epitaxy) system. The source and substrate temperature were $620^{\circ}C$ and $410^{\circ}C$ respectively. The crystalline structure of $CuInSe_2$ single crystal thin film was investigated by the double crystal X-ray diffraction(DCXD). Hall effect on this sample was measured by the method of Van der Pauw and studied on carrier density and mobility depending on temperature. From Hall data, the mobility was likely to be decreased by impurity scattering in the temperature range 30 K to 100 K and by lattice scattering in the temperature range 100 K to 293 K. The temperature dependence of the energy band gap of the $CuInSe_2$ obtained from the absorption spectra was well described by the Varshni's relation, $E_g(T)=1.1851\;eV-(8.99{\times}10^{-4}\;eV/K)T^2/(T+153\;K)$. The open-circuit voltage, short current density, fill factor, and conversion efficiency of $n-CdS/p-CuGaSe_2$ heterojunction solar cells under $80\;mW/cm^2$ illumination were found to be 0.51V, $29.3\;mA/cm^2$, 0.76 and 14.3 %, respectively.

• Journal of the Korean Solar Energy Society
• /
• v.38 no.1
• /
• pp.25-36
• /
• 2018

The stoichiometric mixture of evaporating materials for the $CaAl_2Se_4$: Co single crystal thin film was prepared from horizontal furnace. Using extrapolation method of X-ray diffraction patterns for the polycrystal $CaAl_2Se_4$, it was found orthorhomic structure whose lattice constant $a_0$, $b_0$ and $c_0$ were 6.4818, $11.1310{\AA}$ and $11.2443{\AA}$, respectively. To obtain the $CaAl_2Se_4$: Co single crystal thin film, $CaAl_2Se_4$: Co mixed crystal was deposited on throughly etched Si (100) by the HWE (Hot Wall Epitaxy) system. The source and substrate temperature were $600^{\circ}C$ and $440^{\circ}C$ respectively. The crystalline structure of $CaAl_2Se_4$: Co single crystal thin film was investigated by the double crystal X-ray diffraction (DCXD). Hall effect on this sample was measured by the method of Van der Pauw and studied on carrier density and mobility depending on temperature. From Hall data, the mobility was likely to be decreased by impurity scattering in the temperature range 30 K to 100 K and by lattice scattering in the temperature range 100 K to 293 K. The temperature dependence of the energy band gap of the $CaAl_2Se_4$: Co obtained from the absorption spectra was well described by the Varshni's relation, $E_g(T)=3.8239eV-(4.9823{\times}10^{-3}eV/K)T_2/(T+559K)$. The open-circuit voltage, short current density, fill factor, and conversion efficiency of $p-Si/p-CaAl_2Se_4$: Co heterojunction solar cells under $80mW/cm^2$ illumination were found to be 0.42 V, $25.3mA/cm^2$, 0.75 and 9.96%, respectively.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.02a
• /
• pp.345-346
• /
• 2013

InGaN material is being studied increasingly as a prospective material for solar cells. One of the merits for solar cell applications is that the band gap energy can be engineered from 0.7 eV for InN to 3.4 eV for GaN by varying of indium composition, which covers almost of solar spectrum from UV to IR. It is essential for better cell efficiency to improve not only the crystalline quality of the epitaxial layers but also fabrication of the solar cells. Fabrication includes transparent top electrodes and surface texturing which will improve the carrier extraction. Surface texturing is one of the most employed methods to enhance the extraction efficiency in LED fabrication and can be formed on a p-GaN surface, on an N-face of GaN, and even on an indium tin oxide (ITO) layer. Surface texturing method has also been adopted in InGaN-based solar cells and proved to enhance the efficiency. Since the texturing by direct etching of p-GaN, however, was known to induce the damage and result in degraded electrical properties, texturing has been studied widely on ITO layers. However, it is important to optimize the ITO thickness in Solar Cells applications since the reflectance is fluctuated by ITO thickness variation resulting in reduced light extraction at target wavelength. ITO texturing made by wet etching or dry etching was also revealed to increased series resistance in ITO film. In this work, we report a new way of texturing by deposition of thickness-optimized ITO films on ITO nano dots, which can further reduce the reflectance as well as electrical degradation originated from the ITO etching process.

• Clean Technology
• /
• v.20 no.4
• /
• pp.449-456
• /
• 2014

There has been increasing concerns for the problems of water security in countries, caused by the frequent occurrence of localized drought due to the climate change and uncertainty of water balance. The importance of fresh water is emphasized as considerable amount of usable fresh water is utilized for power generation sector producing electricity. PV power system, the source of renewable energy, consumes water for the every steps of life cycle: manufacturing, installation, and operation. However, it uses relatively less water than the traditional energy sources such as thermal power and nuclear power sources. In this study, to find out the use of water for the entire process of PV power system from extracting raw materials to operating the system, the footprint of water in the whole process is measured to be analyzed. Measuring the result, the PV water footprint of value chain was $0.989m^3/MWh$ and the water footprint appeared higher specially in poly-Si and solar cell process. The following two reasons explain it: poly-Si process is energy-intensive process and it consumes lots of cooling water. In solar cell process, deionized water is used considerably for washing a high-efficiency crystalline silicon. It is identified that PV system is the source using less water than traditional ones, which has a critical value in saving water. In discussing the future energy policy, it is vital to introduce the concept of water footprint as a supplementary value of renewable energy.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.11a
• /
• pp.276-279
• /
• 2004

Plasma enhanced chemical vapor deposition (PECVD) of silicon nitride (SiN) is a proven technique for obtaining layers that meet the needs of surface passivation and anti-reflection coating. In addition, the deposition process appears to provoke bulk passivation as well due to diffusion of atomic hydrogen. This bulk passivation is an important advantage of PECVD deposition when compared to the conventional CVD techniques. A further advantage of PECVD is that the process takes place at a relatively low temperature of 300t, keeping the total thermal budget of the cell processing to a minimum. In this work SiN deposition was performed using a horizontal PECVD reactor system consisting of a long horizontal quartz tube that was radiantly heated. Special and long rectangular graphite plates served as both the electrodes to establish the plasma and holders of the wafers. The electrode configuration was designed to provide a uniform plasma environment for each wafer and to ensure the film uniformity. These horizontally oriented graphite electrodes were stacked parallel to one another, side by side, with alternating plates serving as power and ground electrodes for the RF power supply. The plasma was formed in the space between each pair of plates. Also this paper deals with the fabrication of multicrystalline silicon solar cells with PECVD SiN layers combined with high-throughput screen printing and RTP firing. Using this sequence we were able to obtain solar cells with an efficiency of 14% for polished multi crystalline Si wafers of size 125 m square.

• Korean Journal of Materials Research
• /
• v.29 no.11
• /
• pp.720-726
• /
• 2019

Recently, research on cost reduction and efficiency improvement of crystalline silicon(c-Si) photovoltaic(PV) module has been conducted. In order to reduce costs, the thickness of solar cell wafers is becoming thinner. If the thickness of the wafer is reduced, cracking of wafer may occur in high temperature processes during the c-Si PV module manufacturing process. To solve this problem, a low temperature process has been proposed. Conductive paste(CP) is used for low temperature processing; it contains Sn57.6Bi0.4Ag component and can be electrically combined with solar cells and ribbons at a melting point of $150^{\circ}C$. Use of CP in the PV module manufacturing process can minimize cracks of solar cells. When CP is applied to solar cells, the output varies with the amount of CP, and so the optimum amount of CP must be found. In this paper, in order to find the optimal CP application amount, we manufactured several c-Si PV modules with different CP amounts. The amount control of CP is fixed at air pressure (500 kPa) and nozzle diameter 22G(outer diameter 0.72Ø, inner 0.42Ø) of dispenser; only speed is controlled. The c-Si PV module output is measured to analyze the difference according to the amount of CP and analyzed by optical microscope and Alpha-step. As the result, the optimum amount of CP is 0.452 ~ 0.544 g on solar cells.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.22 no.2
• /
• pp.65-72
• /
• 2012

Aluminum induced crystallization of amorphous silicon was attempted by the aluminum substrate. To avoid the layer exchange between silicon and aluminum layer, Ni layer was deposited between these two layers by sputtering. To obtain the bigger grain of the crystalline silicon, wet blasted silica layer was employed as windows between the nickel and a-Si layer. Ni obtained after the annealing treatment at $520^{\circ}C$ was found to be a promising material for the diffusion barrier between silicon and aluminum. One way to obtain bigger grain of crystalline silicon layer applicable to solar cell of higher performance was envisioned in this investigation.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.322-322
• /
• 2010

For boron doping on n-type silicon wafer, around $1,000^{\circ}C$ doping temperature is required, because of the relatively low solubility of boron in a crystalline silicon comparing to the phosphorus case. Boron doping by fiber laser annealing and lamp furnace heat treatment were carried out for the uniformly deposited p-a-Si:H layer. Since the uniformly deposited p-a-Si:H layer by cluster is highly needed to be doped with high temperature heat treatment. Amorphous silicon layer absorption range for fiber laser did not match well to be directly annealed. To improve the annealing effect, we introduce additional lamp furnace heat treatment. For p-a-Si:H layer with the ratio of $SiH_4:B_2H_6:H_2$=30:30:120, at $200^{\circ}C$, 50 W power, 0.2 Torr for 30 min. $20\;mm\;{\times}\;20\;mm$ size fiber laser cut wafers were activated by Q-switched fiber laser (1,064 nm) with different sets of power levels and periods, and for the lamp furnace annealing, $980^{\circ}C$ for 30 min heat treatment were implemented. To make the sheet resistance expectable and uniform as important processes for the $p^+$ layer on a polished n-type silicon wafer of (100) plane, the Q-switched fiber laser used. In consequence of comparing the results of lifetime measurement and sheet resistance relation, the fiber laser treatment showed the trade-offs between the lifetime and the sheet resistance as $100\;{\omega}/sq.$ and $11.8\;{\mu}s$ vs. $17\;{\omega}/sq.$ and $8.2\;{\mu}s$. Diode level device was made to confirm the electrical properties of these experimental results by measuring C-V(-F), I-V(-T) characteristics. Uniform and expectable boron heavy doped layers by fiber laser and lamp furnace are not only basic and essential conditions for the n-type crystalline silicon solar cell fabrication processes, but also the controllable doping concentration and depth can be established according to the deposition conditions of layers.