• Title/Summary/Keyword: Chemical Mechanical Polishing/Planrization (CMP)

Search Result 2, Processing Time 0.02 seconds

Improvement of Defect Density by Slurry Fitter Installation in the CMP Process (CMP 공정에서 슬러리 필터설치에 따른 결함 밀도 개선)

  • Kim, Chul-Bok;Seo, Yong-Jin;Seo, Sang-Yong;Lee, Woo-Sun;Kim, Chang-Il;Chang, Eui-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.05b
    • /
    • pp.30-33
    • /
    • 2001
  • Chemical mechanical polishing(CMP) process has been widely used to planarize dielectrics, which can apply to employed in integrated circuits for sub-micron technology. Despite the increased use of CMP process, it is difficult to accomplish the global planarization of free-defects in inter-level dielectrics (ILD). Especially, defects like micro-scratch lead to severe circuit failure, and affects yield. CMP slurries can contain particles exceeding $1{\mu}m$ size, which could cause micro-scratch on the wafer surface. The large particles in these slurries may be caused by particle agglomeration in slurry supply line. To reduce these defects, slurry filtration method has been recommended in oxide CMP. In this work, we have studied the effects of filtration and the defect trend as a function of polished wafer count using various filters in inter-metal dielectric(IMD)-CMP. The filter installation in CMP polisher could reduce defect after IMD-CMP. As a result of micro-scratches formation, it shows that slurry filter plays an important role in determining consumable pad lifetime.

  • PDF

A Study on ILD(Interlayer Dielectric) Planarization of Wafer by DHF (DHF를 적용한 웨이퍼의 층간 절연막 평탄화에 관한 연구)

  • Kim, Do-Youne;Kim, Hyoung-Jae;Jeong, Hae-Do;Lee, Eun-Sang
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.19 no.5
    • /
    • pp.149-158
    • /
    • 2002
  • Recently, the minimum line width shows a tendency to decrease and the multi-level increases in semiconductor. Therefore, a planarization technique is needed and chemical mechanical polishing(CMP) is considered as one of the most suitable process. CMP accomplishes a high polishing performance and a global planarization of high quality. However there are several defects in CMF, such as micro-scratches, abrasive contaminations and non-uniformity of polished wafer edges. Wet etching process including spin-etching can eliminate the defects of CMP. It uses abrasive-free chemical solution instead of slurry. On this study, ILD(Interlayer-Dielectric) was removed by CMP and wet etching process using DHF(Diluted HF) in order to investigate the possibility of planrization by wet etching mechanism. In the thin film wafer, the results were evaluated from the viewpoint of material removal rate(MRR) and within wafer non-uniformity(WIWNU). And the pattern step heights were also compared for the purpose of planarity characterization of the patterned wafer. Moreover, Chemical polishing process which is the wet etching process with mechanical energy was introduced and evaluated for examining the characteristics of planarization.