• Title/Summary/Keyword: Charging circuit

Search Result 285, Processing Time 0.028 seconds

High voltage pulse circuit based on current source for Pulsed Electric Field method (펄스 전기장 방식을 위한 전류원 기반의 고전압 펄스 발생 회로)

  • OH, Hyun Jun;kang, Yoonsu;Hwang, Hoonha;Roh, Chung Wook
    • Proceedings of the KIPE Conference
    • /
    • 2020.08a
    • /
    • pp.230-232
    • /
    • 2020
  • 식품을 보다 신선하고 오래 보관하기 위하여 처리 및 보존에 관한 여러 방법들이 연구되고 있다. 특히 열에 민감한 유제품 또는 액체 식품들에 대하여 열을 가하지 않는 비열처리 방식의 기술들이 연구되고 있다. 그 중 식품 내 미생물의 활성화와 고유한 속성의 변화를 최소화하는 방법으로 Pulsed Electric Field 방식에 대한 연구가 활발히 진행되고 있다. 하지만 해당방식은 기존의 열처리 방식에 비해 경제적인 면에서 단점을 가지고 있다. 이에 본 논문에서는 기존 Pulsed Electric Filed 방식의 효율을 높이고 비용을 저감할 수 있는 회로를 제안한다. 전압제어 방식의 DC/DC Power stage 부를 전류제어 방식으로 바꾸어 기존 회로의 Charging resistor를 사용하지 않음으로써 전력손실을 줄이고 비용 및 전기요금을 줄이고자 하였다. 본 논문에서는 시뮬레이션을 통해 제안회로를 검증하였다.

  • PDF

Design of a Readout Circuit of Pulse Rate and Pulse Waveform for a U-Health System Using a Dual-Mode ADC (이중 모드 ADC를 이용한 U-Health 시스템용 맥박수와 맥박파형 검출 회로 설계)

  • Shin, Young-San;Wee, Jae-Kyung;Song, Inchae
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.9
    • /
    • pp.68-73
    • /
    • 2013
  • In this paper, we proposed a readout circuit of pulse waveform and rate for a U-health system to monitor health condition. For long-time operation without replacing or charging a battery, either pulse waveform or pulse rate is selected as the output data of the proposed readout circuit according to health condition of a user. The proposed readout circuit consists of a simple digital logic discriminator and a dual-mode ADC which operates in the ADC mode or in the count mode. Firstly, the readout circuit counts pulse rate for 4 seconds in the count mode using the dual-mode ADC. Health condition is examined after the counted pulse rate is accumulated for 1 minute in the discriminator. If the pulse rate is out of the preset normal range, the dual-mode ADC operates in the ADC mode where pulse waveform is converted into 10-bit digital data with the sampling frequency of 1 kHz. These data are stored in a buffer and transmitted by 620 kbps to an external monitor through a RF transmitter. The data transmission period of the RF transmitter depends on the operation mode. It is generally 1 minute in the normal situation or 1 ms in the emergency situation. The proposed readout circuit was designed with $0.11{\mu}m$ process technology. The chip area is $460{\times}800{\mu}m^2$. According to measurement, the power consumption is $161.8{\mu}W$ in the count mode and $507.3{\mu}W$ in the ADC mode with the operating voltage of 1 V.

A Low Area and High Efficiency SMPS with a PWM Generator Based on a Pseudo Relaxation-Oscillating Technique (Pseudo Relaxation-Oscillating 기법의 PWM 발생기를 이용한 저면적, 고효율 SMPS)

  • Lim, Ji-Hoon;Wee, Jae-Kyung;Song, Inchae
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.11
    • /
    • pp.70-77
    • /
    • 2013
  • We suggest a low area and high efficiency switched-mode power supply (SMPS) with a pulse width modulation (PWM) generator based on a pseudo relaxation-oscillating technique. In the proposed circuit, the PWM duty ratio is determined by the voltage slope control of an internal capacitor according to amount of charging current in a PWM generator. Compared to conventional SMPSs, the proposed control method consists of a simple structure without the filter circuits needed for an analog-controlled SMPS or the digital compensator used by a digitally-controlled SMPS. The proposed circuit is able to operate at switching frequency of 1MHz~10MHz, as this frequency can be controlled from the selection of one of the internal capacitors in a PWM generator. The maximum current of the core circuit is 2.7 mA, and the total current of the entire circuit including output buffer driver is 15 mA at 10 MHz switching frequency. The proposed SMPS has a simulated maximum ripple voltage of 7mV. In this paper, to verify the operation of the proposed circuit, we performed simulation using Dongbu Hitek BCD $0.35{\mu}m$ technology and measured the proposed circuit.

The optimization of output coupler reflectivity of high repetitive pulsed Nd:YAG laser system adopted 3-mesh parallel sequential charge and discharge method (3단 병렬 충.방전 방식을 적용한 고반복 펄스형 Nd:YAG 레이저 출력거울 반사율의 최적화)

  • 김휘영;홍수열;김동수
    • Journal of the Korea Computer Industry Society
    • /
    • v.2 no.3
    • /
    • pp.369-376
    • /
    • 2001
  • The optimization of resonator and laser power supply has been considered to be significant for improving the efficiency of a pulsed Nd:YAG laser system. We have proposed a new method of 3-mesh parallel sequential charge and discharge circuit as a laser power supply; more compact than conventional power supply, competitive in price, easy to control the laser power density according to various material processing, and equipped with the optimum reflectivity of output coupler. In this study, we could find that the maximum laser output was obtained by using 85% of reflectivity in the case of 50[W]-class. In addition using the power supply of new method, it's possible to charge each capacitor bank with a higher energy within the given charging time adopted a new method mentioned above; namely, we can allow each capacitor to have much more charging time and storage energy. So, higher laser output was obtained than conventional power supply.

  • PDF

A 10-bit CMOS Time-Interpolation Digital-to-Analog Converter (10-비트 CMOS 시간-인터폴레이션 디지털-아날로그 변환기)

  • Kim, Myngyu;Jang, Young-Chan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.225-228
    • /
    • 2012
  • In this paper, a 10-bit digital-to-analog converter (DAC) with small area is proposed. The 10-bit DAC consists of a 8-bit decoder, a 2-bit time-interpolator, and a buffer amplifier. The proposed time-interpolation is achieved by controlling the charging time through a low-pass filter composed of a resistor and a capacitor. To implement the accurate time-interpolator, a control pulse generator using a replica circuit is proposed to minimize the effect of the process variation. The proposed 10-bit Time-Interpolation DAC occupies 61 % of the conventional 10-bit resistor-string DAC. The proposed DAC is designed using a $0.35{\mu}m$ CMOS process with a 3.3 V supply. The simulated DNL and INL are +0.15/-0.21 LSB and +0.15/-0.16 LSB, respectively.

  • PDF

Design and Implementation of Enhanced Resonant Converter for EV Fast Charger

  • Ahn, Suk-Ho;Gong, Ji-Woong;Jang, Sung-Roc;Ryoo, Hong-Je;Kim, Duk-Heon
    • Journal of Electrical Engineering and Technology
    • /
    • v.9 no.1
    • /
    • pp.143-153
    • /
    • 2014
  • This paper presents a novel application of LCC resonant converter for 60kW EV fast charger and describes development of the high efficiency 60kW EV fast charger. The proposed converter has the advantage of improving the system efficiency especially at the rated load condition because it can reduce the conduction loss by improving the resonance current shape as well as the switching loss by increasing lossless snubber capacitance. Additionally, the simple gate driver circuit suitable for proposed topology is designed. Distinctive features of the proposed converter were analyzed depending on the operation modes and detail design procedure of the 10kW EV fast charger converter module using proposed converter topology were described. The proposed converter and the gate driver were identified through PSpice simulation. The 60kW EV fast charger which generates output voltage ranges from 50V to 500V and maximum 150A of output currents using six parallel operated 10kW converter modules were designed and implemented. Using 60kW fast charger, the charging experiments for three types of high-capacity batteries were performed which have a different charging voltage and current. From the simulation and experimental results, it is verified that the proposed converter topology can be effectively used as main converter topology for EV fast charger.

Bidirectional Charging/Discharging Digital Control System for Eco-friendly Capacitor Energy Storage Device Implemented by TMS320F28335 chip (TMS320F28335로 구현한 친환경 커패시터 전력저장장치의 양방향 디지털 제어 충/방전 시스템)

  • Lee, Jung-Im;Lee, Jong-Hyun;Jung, An-Yoel;Lee, Choon-Ho;Park, Joung-Hu;Jeon, Hee-Jong
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.15 no.3
    • /
    • pp.188-198
    • /
    • 2010
  • Recently, as the demand of the environmental-friendly energy storage system such as an electric double-layer condenser increases, that of the bidirectional charger/discharger for the systems also increases. However, when charging/discharging mode-change occurs, the charger/discharger employing a bi-directional DC-DC converter with a commercialized analog controller has a complex circuit scheme, and a poor transient response. On the other hand, if a single digital controller is used for the bi-directional mode, the system performances can be improved by application of an advanced power-processing algorithm. In the paper, an environmental-friendly power storage systems including an Electric Double Layer Capacitor(EDLC) banks were developed with a bi-directional buck-boost converter and a digital signal processor (TMS320F28335). A simulation test-bed was realized and tested by MATLAB Simulink, and the hardware experiment was performed which shows that the dynamic response was improved such as the simulation results.

A development of an independent electric power generating portable flashlight by using solar battery (태양전지를 이용한 자가발전 손전등 개발에 관한 연구)

  • Kim, Hong-Il
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.10 no.8
    • /
    • pp.1795-1801
    • /
    • 2009
  • In this study, a portable flashlight which can manually generate the electricity by using sunlight was developed so that it can be used in the extreme environmental condition such as no-electricity condition. Battery is charged by using solar battery during the day, but when sunlight is not avalible during the night or rainy day, a handle is rotated to generate the electricity in order to charge the battery manually. To improve the brightness of the light, light is concentrated by using the optical lens. Low electric consumption circuit is used for the longer operating time by suppress electrical consumption while lamp is discharged. A circuit is designed and used for steady electrical curris dand voltage to insure steady battery charging. Super-discharge circuit and protection circuit are used for the super discharge of battery when it is not used for a long time. Also the constant charge is possible by using houseware adapter. As a result, a portable flashlight is designed to charge with sunlight during day, and with houseware adapter during night. A portable flashlight is also designed to irradiate longer distances by improvement of the brightness of the light using the optical lens. Thus, it forms white natural ray of light making possible for night reading.

Development of High-Sensitivity and Entry-Level Nuclide Analysis Module (고감도 보급형 핵종 분석 모듈 개발)

  • Oh, Seung-Jin;Lee, Joo-Hyun;Lee, Seung-Ho
    • Journal of IKEEE
    • /
    • v.26 no.3
    • /
    • pp.515-519
    • /
    • 2022
  • In this paper, we propose the development of a high-sensitivity entry-level nuclide analysis module. The proposed measurement sensor module consists of an electronic driving circuit for nuclide analysis resolution, prototype production with nuclide analysis function, and GUI development applied to prototypes. The electronic part driving circuit for nuclide analysis resolution is divided into nuclide analysis resolution process by the electronic part driving circuit block diagram, MCU circuit design used for radiation measurement, and PC program design for Spectrum acquisition. Prototyping with nuclide analysis function is made by adding a 128×128 pixel OLED display, three buttons for operation, a Li-ion battery, and a USB-C type port for charging the battery. The GUI development department applied to the prototype develops the screen composition such as the current time, elapsed measurement time, total count, and nuclide Spectrum. To evaluate the performance of the proposed measurement sensor module, an expert witness test was conducted. As a result of the test, it was confirmed that the calculated result by applying the resolution formula to the Spectrum (FWHM@662keV) obtained using the Cs-137 standard source in the nuclide analysis device had a resolution of 17.77%. Therefore, it was confirmed that the nuclide analysis resolution method proposed in this paper produces improved performance while being cheaper than the existing commercial nuclide analysis module.

A Modularized Charge Equalization Converter for a Hybrid Electric Vehicle Lithium-Ion Battery Stack

  • Park, Hong-Sun;Kim, Chong-Eun;Kim, Chol-Ho;Moon, Gun-Woo;Lee, Joong-Hui
    • Journal of Power Electronics
    • /
    • v.7 no.4
    • /
    • pp.343-352
    • /
    • 2007
  • This paper proposes a modularized charge equalization converter for hybrid electric vehicle (HEV) lithium-ion battery cells, in which the intra-module and the inter-module equalizer are Implemented. Considering the high voltage HEV battery pack, over approximately 300V, the proposed equalization circuit modularizes the entire $M^*N$ cells; in other words, M modules in the string and N cells in each module. With this modularization, low voltage stress on all the electronic devices, below roughly 64V, can be obtained. In the intra-module equalization, a current-fed DC/DC converter with cell selection switches is employed. By conducting these selection switches, concentrated charging of the specific under charged cells can be performed. On the other hand, the inter-module equalizer makes use of a voltage-fed DC/DC converter for bi-directional equalization. In the proposed circuit, these two converters can share the MOSFET switch so that low cost and small size can be achieved. In addition, the absence of any additional reset circuitry in the inter-module equalizer allows for further size reduction, concurrently conducting the multiple cell selection switches allows for shorter equalization time, and employing the optimal power rating design rule allows fur high power density to be obtained. Experimental results of an implemented prototype show that the proposed equalization scheme has the promised cell balancing performance for the 7Ah HEV lithium-ion battery string while maintaining low voltage stress, low cost, small size, and short equalization time.