• Title/Summary/Keyword: Capacitor error-averaging

Search Result 2, Processing Time 0.019 seconds

A Capacitor Mismatch Error Cancelation Technique for High-Speed High-Resolution Pipeline ADC

  • Park, Cheonwi;Lee, Byung-Geun
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.3 no.4
    • /
    • pp.161-166
    • /
    • 2014
  • An accurate gain-of-two amplifier, which successfully reduces the capacitor mismatch error is proposed. This amplifier has similar circuit complexity and linearity improvement to the capacitor error-averaging technique, but operates with two clock phases just like the conventional pipeline stage. This makes it suitable for high-speed, high-resolution analog-to-digital converters (ADCs). Two ADC architectures employing the proposed accurate gain-of-two amplifier are also presented. The simulation results show that the proposed ADCs can achieve 15-bit linearity with 8-bit capacitor matching.

The Research On the Energy Storage System Using SuperCapacitor (슈퍼커패시터를 적용한 에너지 저장시스템 설계에 관한 연구)

  • Kim, IL-Song
    • Asia-pacific Journal of Multimedia Services Convergent with Art, Humanities, and Sociology
    • /
    • v.8 no.11
    • /
    • pp.215-222
    • /
    • 2018
  • In this paper, the research on the energy storage system adapting super-capacitor has been performed. The most advanced features compared to the conventional lead-acid battery systems is that it can obtain high power capability due to the super capacitor power characteristics. The suggested system can attain high power in short times and achieve high power quality improvements. The application areas are power quality improvement system, motor start power which requires high power during transient times. The energy conversion system consists of bi-directional converter and inverter and advantages of high speed, high power charging and discharging performances. The design steps for the two loop controller of the bi-directional inverter are suggested and verified by the experiment and manufacturing. The two loop controller design starts from linearized transfer function which is calculated from the state averaging model including state decoupling method. The current controller requirements are 20% overshoot and settling time and voltage controller are no overshoot and settling time which is 10 times longer than current controller. The design is verified from the step input response. The designed controllers have unity power factor characteristics and thus can improve the power quality of the grid. It also has fast response time and zero steady state error.