• Proceedings of the KIPE Conference
• /
• 1999.07a
• /
• pp.646-649
• /
• 1999

A new isolated boost dc to dc convertor suitable for a low input voltage application is proposed. The proposed convertor features the low switch current stresses, the wide input voltage range operation, and the inherent inrush current protection characteristics, essential to design a low to high voltage conversion circuit. A comparative analysis and experimental results are presented to show the validity of the proposed convertor.

• Proceedings of the KIEE Conference
• /
• 2015.07a
• /
• pp.952-953
• /
• 2015

In this paper, various MPPT control in the most simple and widely used method of IC using the method According to the type of DC-DC converter to analyze the efficiency buck-boost convertor, Cuk convertor using each efficiency was analyzed.

• 전자공학회논문지 IE
• /
• v.47 no.3
• /
• pp.14-18
• /
• 2010

In this paper, we describe a CMOS DC-DC converter with a variable output voltage(5-7V @100mA) for a portable battery-operated system applications. The proposed DC-DC converter is used along with a Pulse-Frequency Modulation (PFM) method and consists of reference circuit, a feedback resistor, a controller, and an internal oscillator. The integrated DC-DC converter with two external passive components(L,C) has been designed and fabricated on a 0.5um 2-poly 3-metal CMOS process and could be applied to the Personal Digital Assistants(PDA), cellular Phone, Laptop Computer, etc.

• Journal of Advanced Navigation Technology
• /
• v.21 no.3
• /
• pp.220-229
• /
• 2017

In this paper, To take advantage a variety of DC power as the boost DC-DC converter design specifications through the inductor L and capacitor C through PSPICE to calculate the best estimate of the value. Boost DC-DC converter with a switch device using IRF840 and reverse recovery time Schottky diodes with excellent with constant current controller using D10SC6M and resistance can be configured to considering the Power LED Module was driven by the production. Converter's switching frequency is 50 kHz, the first Duty Rate was made to increase gradually depending on the value of the detection were, 10 % in the output voltage. As a result, the simulated Boost Power LED driver characteristics is in comparison with the design specifications, 5% or less as the error was approximated. Finally, when input 15 V were offered, a stable output 24 V were obtained. and Dimming Control through the adjustment of brightness and current consumption were possible.

• Proceedings of the KIEE Conference
• /
• 2004.10a
• /
• pp.160-163
• /
• 2004

A passive lossless turn-on/turn-off snubber network is proposed for the boost PWM converter. Previous AC/DC PFC Boost Converter perceives feed forward signal of output for average current-mode control. Previous Boost Convertor, the Quantity of input current will be decreased by the decrease of output current in light load, and also Power factor comes to be decreased. Also the efficiency of converter will be decreased by the decrease of power factor. The proposed converter presents the good PFC, low line current harmonic distortions and tight output voltage regulations using energy recovery circuit. All of the semiconductor devices in the converter are turned on under exact or near zero voltage switching(ZVS). No additional voltage and current stresses on the main switch and main diode occur. To show the superiority of this converter is verified through the experiment with a 640W, 100kHz prototype converter.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.12 no.6
• /
• pp.2707-2712
• /
• 2011

In this paper, a power factor correction (PFC) control circuit using single stage boundary conduction mode(BCM) for the 400V. 120W LED drive application has been designed. The proposed control circuit is aimed for improvement of the power factor correction and reduction of the total harmonic distortion. In this circuit, a new CMOS multiplier structure is used instead of a conventional BJT(bipolar junction transistor) based multiplier where has a relatively large area. The CMOS multiplier can bring 30 % reduced chip area, competitive die cost in comparison with the conventional BJT multiplier.