• Journal of Satellite, Information and Communications
• /
• v.3 no.1
• /
• pp.29-34
• /
• 2008

After spacecraft is separated from the launch vehicle, first of all spacecraft deploy the solar array. Solar array deployment is one of the key factors deciding the success of the spacecraft mission. Therefore, It is necessary to predict the solar array deployment motion and check the safety through calculating the load on the tape hinges of solar array using the deployment analysis in the initial design phase. In this paper, solar array deployment analysis is performed by multi-body dynamics simulation program. From the analysis results, assessment on the safety also is carried out. In addition, hinge characteristic test is fulfilled to find out hinge characteristic, and is applied to the deployment analysis.

• Journal of Advanced Navigation Technology
• /
• v.26 no.1
• /
• pp.9-14
• /
• 2022

In this paper we investigate the advantages when the GPS Antenna is installed on the rear missile body. In conventional design the GPS antenna locates on the front part of missile. However it causes degraded GPS positioning performance since the missile body blocks the GPS signals. This paper proposes the GPS array antenna design which locates on the rear part of missile body and has the tilted antenna patches to achieve the maximum area of receiving GPS signals. We simulate LOS region of receiving signals and conducted anechoic chamber test to define the effective signal receiving region. And we conduct field test and flight test to check out the enhancement of signal receiving area.

• Publications of The Korean Astronomical Society
• /
• v.21 no.2
• /
• pp.67-74
• /
• 2006

We have developed a control electronics system for an infrared detector array of KASINICS (KASI Near Infrared Camera System), which is a new ground-based instrument of the Korea Astronomy and Space science Institute (KASI). Equipped with a $512{\times}512$ InSb array (ALADDIN III Quadrant, manufactured by Raytheon) sensitive from 1 to $5{\mu}m$, KASINICS will be used at J, H, Ks, and L-bands. The controller consists of DSP(Digital Signal Processor), Bias, Clock, and Video boards which are installed on a single VME-bus backplane. TMS320C6713DSP, FPGA(Field Programmable Gate Array), and 384-MB SDRAM(Synchronous Dynamic Random Access Memory) are included in the DSP board. DSP board manages entire electronics system, generates digital clock patterns and communicates with a PC using USB 2.0 interface. The clock patterns are downloaded from a PC and stored on the FPGA. UART is used for the communication with peripherals. Video board has 4 channel ADC which converts video signal into 16-bit digital numbers. Two video boards are installed on the controller for ALADDIN array. The Bias board provides 16 dc bias voltages and the Clock board has 15 clock channels. We have also coded a DSP firmware and a test version of control software in C-language. The controller is flexible enough to operate a wide range of IR array and CCD. Operational tests of the controller have been successfully finished using a test ROIC (Read-Out Integrated Circuit).

• Journal of the Microelectronics and Packaging Society
• /
• v.18 no.3
• /
• pp.45-52
• /
• 2011

It is known that test methods to evaluate solder joint reliability are die shock test, die shear test, 3points bending test, and thermal shock test. The present study investigated the effects of failure mode on 3 types (as-reflowed, $85^{\circ}C$/85%RH treatment, and $150^{\circ}C$/10hr aging) of solder joints for flip-chip BGA package by using various test methods. The test methods and configurations are reported in detail, i.e. die shock, die shear, 3points bending, and thermal shock test. We focus on the failure mode of solder joints under various tests. The test results indicate that die shock and die shear test method can reveal brittle fracture in flip-chip ball grid array (FCBGA) packages with higher sensitivity.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.20 no.7
• /
• pp.2246-2256
• /
• 1996

To investigate the effect of material and precess variables on stamping formability of sheet materials, simulations for the cup drawing and the Yoshida buckling test were carried out using ABAQUS, commercial nonlinear finite element analysis code. The various factor effects on stamping formability of sheet materials were analyzed by the designed process according to Taguch's orthogonal array experiment. Cup drawing simulation showed that local neckling was very sensitive to plastic anisotropy parameter of sheet material and friction coefficient between sheet and tool interface. Simulations for the Yoshida buckling test have clarified that buckling behaviour of sheet material was mostly susceptible to yield stress and sheet thickness mostly. However, plastic anisotropy parameter and strain hardening coefficient affect moderately buckling behaviour of steel sheets after the buckling initiation.

• Journal of the Korean Society for Precision Engineering
• /
• v.23 no.1 s.178
• /
• pp.56-63
• /
• 2006

The aim of this study is to find the best cutting conditions as analyzing cutting process of paper shredder and shape of cutter. The test has been done variation of torque and cutting velocity according to load. When shape of cutter and distance between cutter and shaft are changed, The variation of cutting force according to cutting angle and load is geometrically analyzed. The result of geometrical analysis is presented that the radius and array of cutter is the method to improve torque of paper shredder. In this paper it is presented as basic method of design to improve cutting performance of paper shredder.

• Proceedings of the KIEE Conference
• /
• 1987.07b
• /
• pp.1488-1491
• /
• 1987

This paper describes 16-point FFT processor using systolic array and its implementation into VLSI. Designed FFT processor executes FFT/IFFT arithmetic under mode control and consists of cell array, array controller and input/output buffer memory. For design for testibility, we added built-in self test circuit into designed FFT processor. To verify designed 16-point FFT processor, logic simulation was performed by YSLOG on MICRO-VAXII. From the simulation results, it is estimated that the proposed FFT processor can perform 16-point FFT in about 4400[ns].

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2006.05a
• /
• pp.395-396
• /
• 2006

This paper presents the optimal design of Robot-Arm part use Design of Experiment(DOE). The DOE(Design of Experiment)was conducted to find out main effect factors for design of Robot-Arm part. In this design of Robot-Arm, 5 control factors include numbers of 4 level are selected and we make out L16 orthogonal array. Using this orthogonal array, find out optimal value and main effect factors of object function for design of Robot-Arm part by 16 times of test. We evidence this optimal value by using CATIA V5 Analysis.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.31 no.6
• /
• pp.635-641
• /
• 2011

In ultrasonic testing of dissimilar metal welds, application of phased array technique in terms of incident beam focusing is not easy because of complicated material structures formed during the multi-pass welding process. Time reversal(TR) techniques can overcome some limitations of phased array since they are self-focusing that does not depend on the geometrical and physical properties of testing components. In this paper, we test the possibility of TR focusing on a defect within anisotropic, heterogeneous austenitic welds. A commercial simulation software is employed for TR focusing and imaging of a side-drilled hole. The performance of time reversed adaptive focal law is compared with those of calculated focal laws for both anisotropic and isotropic welds.

• Bulletin of the Korean Chemical Society
• /
• v.31 no.11
• /
• pp.3084-3092
• /
• 2010

This paper describes the development of an automated, hand-held sensor for the fast assessment of seafood freshness. The sensor developed here combined: an array-based chemical sensor, composed of incrementally different conducting polymer elements deposited on a small chip; a highly sensitive, custom-made electronics for the detection of very small signal changes; precise temperature control of the sensor chamber; and an on-board microcontroller for data collection, storage, automation, and analysis. The instrument was used to successfully test seafood samples with different degree of freshness and spoilage. A linear relationship between microbiological count and e-Nose signal for three different fish fillet was developed. Once the linear relationship is included into the hand-held unit software, the e-Nose signal can be used for assessment of seafood freshness without performing the microbiological count technique.