• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2005.09a
• /
• pp.67-88
• /
• 2005

Mold-Flow 3 Die Stack CSP of Mold array packaging with different Gate types. As high density package option such as 3 or 4 die stacking technologies are developed, the major concerning points of mold related qualities such as incomplete mold, exposed wires and wire sweeping issues are increased because of its narrow space between die top and mold surface and higher wiring density. Full 3D rheokinetic simulation of Mold flow for 3 die stacking structure case was done with the rheological parameters acquired from Slit-Die rheometer and DSC of commercial EMC. The center gate showed severe void but corner gate showed relatively better void performance. But in case of wire sweeping related, the center gate type showed less wire sweeping than corner gate types. From the simulation results, corner gate types showed increased velocity, shear stress and mold pressure near the gate and final filling zone. The experimental Case study and the Mold flow simulation showed good agreement on the mold void and wire sweeping related prediction. Full 3D simulation methodologies with proper rheokinetic material characterization by thermal and rheological instruments enable the prediction of micro-scale mold filling behavior in the multi die stacking and other complicated packaging structures for the future application.

• Proceedings of the KIEE Conference
• /
• 2002.07c
• /
• pp.1972-1975
• /
• 2002

In this paper, we have proposed low temperature co-fired ceramic (LTCC) based packaging for RF MEMS devices. The packaging structure is designed and evaluated with 3D full field simulation. 50 ${\Omega}$ matched coplanar waveguide(CPW) transmission line is employed as the test vehicle to evaluate the performances of the proposed package structure. The line is encapsulated with the LTCC packaging lid and connected to the via feed line. To reduce the insertion loss due to the packaging lid, the cavity with via post is formed in the packaging lid. The performances of the package structure is simulated with the different cavity depth and via-to-via length. Simulation results show that the proposed package structure has reflection loss better than 20 dB and insertion loss lower than 0.1 dB from DC to 30 GHz with the cavity depth and via-to-via length of 300 ${\mu}m$ and 350 ${\mu}m$, respectively. To realize the designed package structure, the cavity patterning is tested using the sandblast of LTCC.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2006.10a
• /
• pp.109-124
• /
• 2006

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2005.09a
• /
• pp.51-65
• /
• 2005

• International Journal of Internet, Broadcasting and Communication
• /
• v.12 no.4
• /
• pp.55-60
• /
• 2020

This study aims to apply Arduino and 3D printing technology considered as a key subject in the age of 4th industrial revolution which is a step 1 for customizing and applying the process of production by chemical molding companies producing environment-friendly biodegradable packaging materials to the 3D printing teaching in universities. Step 3 is applied to IoT for Arduino application, and 3D printing technology is also used on the basis of teaching creative integrated human resource. Integration of Arduino with 3D printers is based on the assumption that middle- and high-school students can learn it step by step to higher levels and university students majoring or not majoring in computing science can also have computing skills for solving 3D printing-based problems. For IoT application in this study, the 3D printing technology is applied to the external shape of products for producing an Arduino-based lighting fixture. The applied 3D printing technology is further extended to teaching modeling of producing packaging materials by chemical product molding companies in the age of 4th industrial revolution.

• Journal of the Microelectronics and Packaging Society
• /
• v.27 no.3
• /
• pp.21-27
• /
• 2020

The importance of floating photovoltaic systems has recently been emerging to address some issues arising from the installation of conventional ground-mounted photovoltaics. Floating photovoltaics have a few advantages such as cutting down land usage, reducing water evaporation or creating algae. Though there is still necessity to supplement with technical issues: mechanical stability, reliability and long-term durability of floaters and modules. In this paper, we focus the current level of packaging development and introduce research trends that could be applied to next-generation floating photovoltaics.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2005.07a
• /
• pp.357-358
• /
• 2005

Compact power amplifier modules (PAM) for WCDMA/KPCS and GSM/WCDMA dual-band applications based on multilayer low temperature co-fired ceramic (LTCC) substrates are presented in this paper. The proposed modules are composed of an InGaP/GaAs HBT PAs on top of the LTCC substrates and passive components such as RF chokes and capacitors which are embedded in the substrates. The overall size of the modules is less than 6mm $\times$ 6mm $\times$ 0.8mm. The measured result shows that the PAM delivers a power of 28 dBm with a power added efficiency (PAE) of more than 30 % at KPCS band. The adjacent-channel power ratio (ACPR) at 1.25-MHz and 2.25-MHz offset is -44dBc/30kHz and -60dBc/30kHz, respectively, at 28-dBm output power. Also, the PAM for WCDMA band exhibits an output power of 27 dBm and 32-dB gain at 1.95 GHz with a 3.4-V supply. The adjacent-channel leakage ratio (ACLR) at 5-MHz and 10-MHz offset is -37.5dBc/3.84MHz and -48dBc/3.84MHz, respectively. The measured result of the GSM PAM shows an output power of 33.4 dBm and a power gain of 30.4 dB at 900MHz with a 3.5V supply. The corresponding power added efficiency (PAE) is more than 52.6 %.

• Journal of the Microelectronics and Packaging Society
• /
• v.16 no.4
• /
• pp.5-8
• /
• 2009

In this paper, a high-quality low-temperature co-fired ceramic (LTCC) solenoid inductor using a solder ball and an air cavity on a silicon wafer for three-dimensional (3-D) system-in-package (SiP) is proposed. The LTCC multi-layer solenoid inductor is attached using Ag paste and solder ball on a silicon wafer with the air cavity structure. The air cavity is formed on a silicon wafer through an anisotropic wet-etching technology and is able to isolate the LTCC dielectric loss which is equivalent to a low k material effect. The electrical coupling between the metal layer and the LTCC dielectric layer is decreased by adopting the air cavity. The LTCC solenoid inductor using the solder ball and the air cavity on silicon wafer has an improved Q factor and self-resonant frequency (SRF) by reducing the LTCC dielectric resistance and parasitic capacitance. Also, 3-D device stacking technologies provide an effective path to the miniaturization of electronic systems.

• Journal of the Microelectronics and Packaging Society
• /
• v.12 no.4 s.37
• /
• pp.323-330
• /
• 2005

We fabricate PIN PD (Positive Intrinsic Negative Photo-Diode) for CWDM optical repeater and optical transmission system, and analyze theoretically the characteristics to verify the capability of device fabricated. Furthermore, we integrate CWDM filter into PD package to enhance the cost and the performance when compared to the conventional system, in which CWDM filter and PD package are linked by optical fusion splicing. The integrated CWDM PD is fabricated by three steps as follows: CWDM filter design, PD packaging, and product assembly and test. The results of measurement for PD fabricated reveal 0.5 dB bandwidth of 17 nm, isolation over 60 dB at transmission port and over 20 dB at reflection port. Also, the IMD3 for wireless communication is over 63 dBc, and the responsivity of PD presents over 0.9 A/W for 20 samples of the total 23 PD. The total insertion loss reduces about 0.4${\~}$0.7 dB due to the integrated assembly of CWDM and PD.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2001.07a
• /
• pp.134-141
• /
• 2001