• Title/Summary/Keyword: 3D ICs

Search Result 53, Processing Time 0.018 seconds

Development of A Estimation Method of Traffic Demand Between ICs and An Algorithm for Providing Traffic Information (고속도로 IC간 교통수요 추정과 이를 통한 교통정보 제공 알고리즘 개발)

  • Lee, Jun;Cho, Han-Seon;Kwon, Young-In
    • International Journal of Highway Engineering
    • /
    • v.13 no.3
    • /
    • pp.83-91
    • /
    • 2011
  • The objective of VMS(Variable Message Sign) is to provide the traffic information downstream to drivers upstream so that they can choose their routes or expect the travel time to arrive the destination. Because there is not enough time and space to show the message, VMS message should be selected carefully. However, the message of VMS has been simply selected among the pre-designed message sets based on the priority rule of events. If the traffic demand between origin and destination is identified along the freeway, message can be selected to provide the information of a route that more drivers will use. In this study, a time sliced OD(Origin/Destination) estimation method will be developed using the detector information of the on-ramp, exit ramp, and the main lanes. And the strategy of a priority rule of message was planned.

Design and Implementation of Optical Receiving Bipolar ICs for Optical Links

  • Nam Sang Yep;Ohm Woo Young;Lee Won Seok;Yi Sang Yeou1
    • Proceedings of the IEEK Conference
    • /
    • 2004.08c
    • /
    • pp.717-722
    • /
    • 2004
  • A design was done, and all characteristic of photodetectr of the web pattern type which a standard process of the Bipolar which Si PIN structure was used in this paper, and was used for the current amplifier design was used, and high-speed, was used as receiving optcal area of high altitude, and the module which had a low dark current characteristic was implemented with one chip with a base. Important area decreases an area of Ie at the time of this in order to consider an electrical characteristic and economy than the existing receiving IC, and performance of a product and confidence are got done in incense. First of all, the receiving IC which a spec, pattern of a wafer to he satisfied with the following electrical optical characteristic that produced receiving IC of 5V and structure are determined, and did one-chip is made. On the other hand, the time when AR layer of double is $Si_{3}N_{4}/SiO_{2}=1500/1800$ has an optical reflectivity of less than $10{\%}$ on an incidence optical wavelength of 660 ,and, in case of photo detector which reverse voltage made with 1.8V runs in 1.65V, an error about a change of thickness is very the thickness that can be improved surely. And, as for the optical current characteristic, about 5 times increases had the optical current with 274nA in 55nA when Pc was -27dBm. A BJT process is used, and receiving IC running electricity suitable for low voltage and an optical characteristic in minimum 1.8V with a base with two phases is made with one chip. IC of low voltage operates in 1.8V and 3.0V at the same time, and optical link receiving IC is going to be implemented

  • PDF

A Study on Wafer-Level 3D Integration Including Wafer Bonding using Low-k Polymeric Adhesive (저유전체 고분자 접착 물질을 이용한 웨이퍼 본딩을 포함하는 웨이퍼 레벨 3차원 집적회로 구현에 관한 연구)

  • Kwon, Yongchai;Seok, Jongwon;Lu, Jian-Qiang;Cale, Timothy;Gutmann, Ronald
    • Korean Chemical Engineering Research
    • /
    • v.45 no.5
    • /
    • pp.466-472
    • /
    • 2007
  • A technology platform for wafer-level three-dimensional integration circuits (3D-ICs) is presented, and that uses wafer bonding with low-k polymeric adhesives and Cu damascene inter-wafer interconnects. In this work, one of such technical platforms is explained and characterized using a test vehicle of inter-wafer 3D via-chain structures. Electrical and mechanical characterizations of the structure are performed using continuously connected 3D via-chains. Evaluation results of the wafer bonding, which is a necessary process for stacking the wafers and uses low-k dielectrics as polymeric adhesive, are also presented through the wafer bonding between a glass wafer and a silicon wafer. After wafer bonding, three evaluations are conducted; (1) the fraction of bonded area is measured through the optical inspection, (2) the qualitative bond strength test to inspect the separation of the bonded wafers is taken by a razor blade, and (3) the quantitative bond strength is measured by a four point bending. To date, benzocyclobutene (BCB), $Flare^{TM}$, methylsilsesquioxane (MSSQ) and parylene-N were considered as bonding adhesives. Of the candidates, BCB and $Flare^{TM}$ were determined as adhesives after screening tests. By comparing BCB and $Flare^{TM}$, it was deduced that BCB is better as a baseline adhesive. It was because although wafer pairs bonded using $Flare^{TM}$ has a higher bond strength than those using BCB, wafer pairs bonded using BCB is still higher than that at the interface between Cu and porous low-k interlevel dielectrics (ILD), indicating almost 100% of bonded area routinely.