• Title/Summary/Keyword: 300mm Wafer

Search Result 74, Processing Time 0.03 seconds

Effects of O2 Plasma Pre-treatment and Post-annealing Conditions on the Interfacial Adhesion Between Ti Thin Film and WPR Dielectric (O2 플라즈마 전처리 및 후속 열처리 조건이 Ti 박막과 WPR 절연층 사이의 계면 접착력에 미치는 영향)

  • Kim, Gahui;Lee, Jina;Park, Se-hoon;Park, Young-Bae
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.27 no.1
    • /
    • pp.37-43
    • /
    • 2020
  • The effects of O2 plasma pre-treatment and post-annealing conditions on the interfacial adhesion of Ti thin film and WPR dielectric were investigated using 90° peel test for fan-out wafer level packaging (FOWLP) redistribution layer (RDL) applications. Peel strength between Ti film and WPR dielectric decreased from 8.9±1.3 g/mm to 2.7±0.9 g/mm for variation of O2 plasma pre-treatment time from 30s to 300s, which is closely related to C-O-C or C=O bonds breakage at the WPR dielectric surface due to excessive plasma pre-treatment conditions. During post-annealing at 150℃, the peel strength abruptly decreased from 0 h to 24 h, and then maintained constant until 100 h, which is also mainly due to the damage of WPR dielectric which is weak to high temperature. Therefore, the optimum plasma pre-treatment conditions on the surface of dielectric is essential to interfacial reliability of FOWLP RDL.

Plasma Dealloying 공정을 통한 Nanoporous Thin Film 제작 및 특성분석

  • Lee, Geun-Hyeok;An, Se-Hun;Jang, Seong-U;Hwang, Se-Hun;Yun, Jeong-Hyeon;Im, Sang-Ho;Han, Seung-Hui
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.353.1-353.1
    • /
    • 2016
  • 다공성 물질은 동공의 크기에 따라 미세동공(Micropore), 메조동공(Mesopore), 거대동공(Macropore)으로 나누어 분류한다. 다공성 재료의 장점은 높은 비표면적으로써, 촉매, 센서, 연료전지 전극, 에너지 저장장치 등으로의 이용 가능성을 보여주는 연구가 활발히 보고되고 있다. 종래의 연구는 두 가지 이상의 원소로 구성된 박막을 제작한 후 전기화학적 분해법, 선택적 용해법 등 습식공정을 통해 다공성 구조체를 제작하였다. 하지만 본 연구에서는 Au, Ag 타겟과 $CH_4$ gas를 이용해 ICP-assisted reactive magnetron sputtering 장비를 활용하여 450 nm 두께의 Au-C, Ag-C 박막을 제작하였다. 이후 연속적으로 RF 250 W를 ICP antenna 에 인가하여 $O_2$ plasma dealloying 공정을 통해 탄소(Carbon) 만을 선택적으로 제거함으로써, 건식 공정만으로 Si wafer ($10{\times}10mm^2$) 기판 위에 250 ~ 300 nm 두께의 다공성 Au, Ag 박막을 제작하였다. SEM (Scanning Electron Microscopy)를 활용하여 표면, 단면 형상을 관찰해 다공성 구조를 확인하였으며, AES (Auger Electron Spectroscopy)를 통해 plasma dealloying 전 후 박막의 조성변화를 관찰하였다. 따라서 plasma dealloying 공정으로 제작된 다공성 Au, Ag 박막은 기존의 습식 공정 대비 청결하고 신속한 공정이 가능하며 높은 재현성을 통해 위의 적용분야에 보다 쉽게 사용될 수 있을 것으로 기대된다.

  • PDF

Experimental Study for Optimizing the Acceleration of AC Servomotor Using Finite Jerk

  • Chung, Won-Jee;Kim, Sung-Hyun;Hwan, Park-Myung;Su, Shin-Ki
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2005.06a
    • /
    • pp.604-609
    • /
    • 2005
  • This paper presents an experimental study for optimizing the acceleration of AC servomotor using finite jerk (the first derivative of acceleration). The acceleration optimization with finite jerk aims at generating the smooth velocity profile of AC servomotor by experimentally minimizing vibration resulted from the initial friction of servomotor. The stick-slip motion of AC servomotor induced by initial friction can result in the positional errors that are not good for high-precision devices such as the assembly robot arms to be used in a 300mm wafer or a LCD (Liquid Crystal Display) stocker system. In this paper, experiments were made by using a PM (Permanent Magnet) type AC servomotor with MMC(R) (Multi Motion Controller) programmed in Visual C++(R). The experiments have been performed for finding the optimal duration time of finite jerk in terms of the minimization of vibration displacements when both the magnitude of velocity and the allowable acceleration are given. We have compared the proposed control with the conventional control with trapezoidal velocity profile by measuring vibration displacements. The effectiveness of the proposed control has been verified in that the experimental results showed the decrease of vibration displacement by about 24%.

  • PDF

A Study on Design of Intelligent Wet Station for Semiconductor (지능형 반도체 세정장비 설계에 관한 연구)

  • Kim Jong Won;Hong Kwagn Jin;Cho Hyun Chan;Kim Kwang Sun;Kim Doo Yong;Cho Jung Keun
    • Journal of the Semiconductor & Display Technology
    • /
    • v.4 no.3 s.12
    • /
    • pp.29-33
    • /
    • 2005
  • As the integrated devices become more and more sophistcated, the diameter of wafers increased up to 300 mm and strict level of cleaning is necessary to remove the particulates on the surface of wafer. Therefore we need a new type of wet-station which can reduce DI water and chemical in the cleaning process. Moreover, it is important to control the temperature and the concentration of chemical in the wet-station. In the conventional chemical supply system, it is difficult not only to fit the mixing rate of chemicals in cleaning process, but also to fit the quantity and temperature. Thus, we propose a new chemicals supply system, which overcomes above problems by the analysis of fluid and thermal transfer on chemical supply system.

  • PDF

Via Cleaning Process for Laser TSV process (Laser TSV 공정에 있어서 Via 세정에 관한 연구)

  • Seo, Won;Park, Jae-Hyun;Lee, Ji-Young;Cho, Min-Kyo;Kim, Gu-Sung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.16 no.1
    • /
    • pp.45-50
    • /
    • 2009
  • By Laser Through-Silicon-Via process, debris and particles occur when you are forming. Therefore the research of TSV cleaning become important to remove those particles and debris. Both chemical cleaning method that uses a surfactant and physical cleaning method that uses a brush were studied with the via of $30{\mu}m$ diameter and $100{\mu}m$ depth on the 8 inch CMOS Image Sensor wafer. On the DI water and a surfactant in mixture ratio of 2:1, debris show $73{\mu}m^2$ per $0.054mm^2$. Cleaning is superior by lower mixture ratio of DI water and surfactant. In addition, It is less than 5% of debris distribution in the laser condition changed by Laser's frequency and its speed and cleaning had no effect. In the physical cleaning, there are no crack and damage when the system condition is set by $1000{\sim}3000rpm$ strip, $50{\sim}3000rpm$ rinsing, and $200{\sim}300rpm$ brushing Therefore, debris and particles can be removed by enforced chemical method and physical method.

  • PDF

Experimental Study of Interfacial Friction in NaBH4 Solution in Microchannel Dehydrogenation Reactor (마이크로채널 탈수소 화학반응기에서 수소화붕소나트륨 수용액의 계면마찰에 대한 실험연구)

  • Choi, Seok Hyun;Hwang, Sueng Sik;Lee, Hee Joon
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.38 no.2
    • /
    • pp.139-146
    • /
    • 2014
  • Sodium borohydride ($NaBH_4$) is considered as a secure metal hydride for hydrogen storage and supply. In this study, the interfacial friction of two-phase flow in the dehydrogenation of aqueous $NaBH_4$ solution in a microchannel with a hydraulic diameter of $461{\mu}m$ is investigated for designing a dehydrogenation chemical reactor flow passage. Because hydrogen gas is generated by the hydrolysis of $NaBH_4$ in the presence of a ruthenium catalyst, two different flow phases (aqueous $NaBH_4$ solution and hydrogen gas) exist in the channel. For experimental studies, a microchannel was fabricated on a silicon wafer substrate, and 100-nm ruthenium catalyst was deposited on three sides of the channel surface. A bubbly flow pattern was observed. The experimental results indicate that the two-phase multiplier increases linearly with the void fraction, which depends on the initial concentration, reaction rate, and flow residence time.

The Fabrication of $n^+-p^+$ InP Solar Cells by the Diffusion of Sulphur (S확산에 의한 $n^+-p^+$ InP 태양전지의 제작)

  • Jung, Ki-Ung;Kim, Seon-Tai;Moon, Dong-Chan
    • Solar Energy
    • /
    • v.10 no.3
    • /
    • pp.60-65
    • /
    • 1990
  • [ $n^+-p^+$ ] InP homojunction solar cells were fabricated by thermal diffusion of sulphur into a $p^+$-InP wafer($p=4{\times}10^{18}cm^{-3}$), and a SiO film($600{\AA}$ thick) was coated on the $n^+$ layer as an antireflection(AR) coating by an e-beam evaporator. The volume of the cells were $5{\times}5{\times}0.3mm^3$. The front contact grids of the cells with 16 finger pattern of which width and space were $20{\mu}m$ and $300{\mu}m$ respectively, were formed by photo-lithography technique. The junction depth of sulphur were as shallow as about 0.4r m We found out the fabricated solar cells that, with increasing the diffusion time, short circuit current densities($J_{sc}$), series resistances($R_s$) and energy conversion efficiencies(${\eta}$) were increased. The cells show good spectral responses in the region of $5,000-9,000{\AA}$. The short circuit current density, the open circuit voltage( $V_{oc}$), the fill factor(F.F) and the energy conversion efficiency of the cell were $13.16mA/cm^2$, 0.38V, 53.74% and 10.1% respectively.

  • PDF

반도체 공정용 소재 및 부품 성능 평가 연구

  • Im, Seong-Gyu;Park, Sang-Hyeon;Im, Jong-Yeon;Gang, Sang-U
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2015.08a
    • /
    • pp.72-72
    • /
    • 2015
  • 메모리 반도체 세계 시장 점유율 1위 뿐만 아니라 국내 전체 산업 가운데 가장 중추적인 역할을 하는 반도체 산업의 지속적인 성장과 국가 경제의 발전을 위해서 소자 업체 뿐만 아니라 장비, 소재, 부품 산업의 동반 성장은 반드시 필요하다. 그 중에서 특히 소재, 부품 산업을 발전시키는 것이 국산 반도체 장비의 시장 점유율이 낮은 현 시점에서 가장 필요한 선택이다. 반도체 소재, 부품 산업의 발전을 위해서 제일 먼저 해야할 일은 영세한 국내 반도체 소재, 부품 산업을 활성화 시키는 것이며, 지속 적인 연구 개발, 성능 평가 방안 확보, 수요 업체와의 연계 방안 확보 등이 주요 현안이다. 반도체 소자 업체, 장비 업체에서 원하는 소재 및 부품의 성능을 만족하는 제품을 만들기 위해서는 우선 소재 및 부품의 기본 특성을 만족하는지에 대한 평가가 필요하고, 더 나아가서는 디바이스의 특성을 만족시켜줄 수 있는 한 단계 상향된 수요자의 요구 조건을 만족 시켜줄 수 있어야 한다. 본 연구에서는 그 중 특히 중요한 요소인 성능 평가에 대해서 논하고자 한다. 우선 반도체 공정용 소재에 대해서 살펴 보면 대표적인 반도체 소재로 증착용 Precursor, Photo Resistor, Sputter Target 등이 있다, 평가 방법으로는 ALD용 Precursor의 경우 대기 노출시 폭발, 화염 발생 등의 위험 요소를 안고 있어 특별한 주의가 요구 된다. PR이나 Sputter Target은 상대적으로 위험성은 적으며, 다양한 성능 평가 들이 가능하다. 다음으로 부품 평가에 대해서 살펴 보자. 본 원에서 가장 많이 진행된 부품 평가는 개발된 Pump의 성능 평가이다. 개발된 Pump는 1차적으로 KRISS 진공센터 에서 기본 Pumping 능력 평가를 실시하고, 다음으로 공정 평가를 실시한다. Pump마다 특성이 달라서 각 펌프의 성능 평가에 적합한 공정과 장비를 우선 선정하고 그에 합당한 공정을 진행하여 평가를 실시한다. 고 진공용인 Cryo Pump는 순수한 물질의 증착이 중요한 Metal Sputter 공정 장비에 장착하여 공정용 Gas를 흘리면서 Pump의 구동에 따른 성능 평가를 하고, 다음으로 실제로 Metal Sputter를 실시해서 Wafer에 증착된 물질의 특성을 확인한다. 다음으로 Turbo Pump의 경우 Etch 장비에 장착하여 Etch Uniformity, Etch Rate, By-product 배출 정도에 대해서 평가를 한다. Dry Pump는 비교적 공정 압력이 낮은 PECVD 공정 장비에서 평가를 진행 한다. 마지막으로 공정 진단, 챔버 상태 진단 등을 할 수 있는 별도의 부품 또는 장치로 PBMS, PCDS, OES 등의 평가에 대해서 논한다. 본 장치들은 실제 반도체 공정 장비와 환경에서 평가가 되어야지만 최종 사용자 입장에서 신뢰를 가지고 결과에 대해서 접근할 수 있다. 위에 논의된 장치들은 현재 공정 장비에 부착되어서 판매 되고 있는 것이 아니라 수요가 많지 않으나, 자체 성능 개선과 적합한 평가를 통해서 장치의 성능이 인정되면 300 mm 이상 Wafer 공정에서 반드시 필요한 실시가 공정 진단을 위해서 폭발적인 수요를 창출할 수 있으리라 본다.

  • PDF

Development of an Improved Numerical Methodology for Design and Modification of Large Area Plasma Processing Chamber

  • Kim, Ho-Jun;Lee, Seung-Mu;Won, Je-Hyeong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.221-221
    • /
    • 2014
  • The present work proposes an improved numerical simulator for design and modification of large area capacitively coupled plasma (CCP) processing chamber. CCP, as notoriously well-known, demands the tremendously huge computational cost for carrying out transient analyses in realistic multi-dimensional models, because electron dissociations take place in a much smaller time scale (${\Delta}t{\approx}10-8{\sim}10-10$) than time scale of those happened between neutrals (${\Delta}t{\approx}10-1{\sim}10-3$), due to the rf drive frequencies of external electric field. And also, for spatial discretization of electron flux (Je), exponential scheme such as Scharfetter-Gummel method needs to be used in order to alleviate the numerical stiffness and resolve exponential change of spatial distribution of electron temperature (Te) and electron number density (Ne) in the vicinity of electrodes. Due to such computational intractability, it is prohibited to simulate CCP deposition in a three-dimension within acceptable calculation runtimes (<24 h). Under the situation where process conditions require thickness non-uniformity below 5%, however, detailed flow features of reactive gases induced from three-dimensional geometric effects such as gas distribution through the perforated plates (showerhead) should be considered. Without considering plasma chemistry, we therefore simulated flow, temperature and species fields in three-dimensional geometry first, and then, based on that data, boundary conditions of two-dimensional plasma discharge model are set. In the particular case of SiH4-NH3-N2-He CCP discharge to produce deposition of SiNxHy thin film, a cylindrical showerhead electrode reactor was studied by numerical modeling of mass, momentum and energy transports for charged particles in an axi-symmetric geometry. By solving transport equations of electron and radicals simultaneously, we observed that the way how source gases are consumed in the non-isothermal flow field and such consequences on active species production were outlined as playing the leading parts in the processes. As an example of application of the model for the prediction of the deposited thickness uniformity in a 300 mm wafer plasma processing chamber, the results were compared with the experimentally measured deposition profiles along the radius of the wafer varying inter-electrode gap. The simulation results were in good agreement with experimental data.

  • PDF

Fabrication of Microwire Arrays for Enhanced Light Trapping Efficiency Using Deep Reactive Ion Etching

  • Hwang, In-Chan;Seo, Gwan-Yong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.454-454
    • /
    • 2014
  • Silicon microwire array is one of the promising platforms as a means for developing highly efficient solar cells thanks to the enhanced light trapping efficiency. Among the various fabrication methods of microstructures, deep reactive ion etching (DRIE) process has been extensively used in fabrication of high aspect ratio microwire arrays. In this presentation, we show precisely controlled Si microwire arrays by tuning the DRIE process conditions. A periodic microdisk arrays were patterned on 4-inch Si wafer (p-type, $1{\sim}10{\Omega}cm$) using photolithography. After developing the pattern, 150-nm-thick Al was deposited and lifted-off to leave Al microdisk arrays on the starting Si wafer. Periodic Al microdisk arrays (diameter of $2{\mu}m$ and periodic distance of $2{\mu}m$) were used as an etch mask. A DRIE process (Tegal 200) is used for anisotropic deep silicon etching at room temperature. During the process, $SF_6$ and $C_4F_8$ gases were used for the etching and surface passivation, respectively. The length and shape of microwire arrays were controlled by etching time and $SF_6/C_4F_8$ ratio. By adjusting $SF_6/C_4F_8$ gas ratio, the shape of Si microwire can be controlled, resulting in the formation of tapered or vertical microwires. After DRIE process, the residual polymer and etching damage on the surface of the microwires were removed using piranha solution ($H_2SO_4:H_2O_2=4:1$) followed by thermal oxidation ($900^{\circ}C$, 40 min). The oxide layer formed through the thermal oxidation was etched by diluted hydrofluoric acid (1 wt% HF). The surface morphology of a Si microwire arrays was characterized by field-emission scanning electron microscopy (FE-SEM, Hitachi S-4800). Optical reflection measurements were performed over 300~1100 nm wavelengths using a UV-Vis/NIR spectrophotometer (Cary 5000, Agilent) in which a 60 mm integrating sphere (Labsphere) is equipped to account for total light (diffuse and specular) reflected from the samples. The total reflection by the microwire arrays sample was reduced from 20 % to 10 % of the incident light over the visible region when the length of the microwire was increased from $10{\mu}m$ to $30{\mu}m$.

  • PDF